)]}'
{
  "commit": "8411fd268b91b25f5594d49b4a1af43c52cedaff",
  "tree": "b73bf7b4cb2a5b4770e190809c0234d94f2024e6",
  "parents": [
    "0306794ac5508beb74965dd775abf46442d4b70a"
  ],
  "author": {
    "name": "mrg",
    "email": "mrg@ucsc.edu",
    "time": "Fri Jun 25 14:15:40 2021 -0700"
  },
  "committer": {
    "name": "mrg",
    "email": "mrg@ucsc.edu",
    "time": "Fri Jun 25 14:15:40 2021 -0700"
  },
  "message": "Debugged la_test clock error\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "16a82849b17dea07a4711163d3214f62985a5572",
      "old_mode": 33188,
      "old_path": "verilog/dv/la_test/la_test.c",
      "new_id": "0b7821957ad188df7242af87e23eff1091ac520a",
      "new_mode": 33188,
      "new_path": "verilog/dv/la_test/la_test.c"
    },
    {
      "type": "modify",
      "old_id": "4e1a6bd811aecb03244c17cea8892d658b288551",
      "old_mode": 33188,
      "old_path": "verilog/dv/la_test/la_test_tb.v",
      "new_id": "97b1f10912b668f492193ba77dbb112416f11a3c",
      "new_mode": 33188,
      "new_path": "verilog/dv/la_test/la_test_tb.v"
    }
  ]
}