)]}'
{
  "commit": "646a13626811d36d2aa22d5e7d1d7281665cd8b0",
  "tree": "0bc7ba49ee2a9716e707ade1928ce8fea9c4fc75",
  "parents": [
    "9f7f84b188ee739e23b8666f40e6f1772b89db51"
  ],
  "author": {
    "name": "Amogh Lonkar",
    "email": "35778429+AmoghLonkar@users.noreply.github.com",
    "time": "Sun May 16 21:40:53 2021 -0700"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Sun May 16 21:40:53 2021 -0700"
  },
  "message": "Rename test_chip.v to openram_testchip.v\n\nRemoves Yosys parsing errors",
  "tree_diff": [
    {
      "type": "rename",
      "old_id": "3b67b4df84338f907cec95b1ea11b4524f955f20",
      "old_mode": 33188,
      "old_path": "verilog/rtl/testchip/test_chip.v",
      "new_id": "144394440ace399af9fe5e4e2db83758ad73bb5c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/testchip/openram_testchip.v",
      "score": 99
    }
  ]
}