)]}'
{
  "commit": "2ff0e708301352793a6067ed209e4b71fa1368ca",
  "tree": "39a5bc20135567cd46e68fdd80fea41e07b203a8",
  "parents": [
    "328535ddf6f75a5eff359e00df136a97e734e325"
  ],
  "author": {
    "name": "mrg",
    "email": "mrg@ucsc.edu",
    "time": "Thu Jun 17 20:10:54 2021 -0700"
  },
  "committer": {
    "name": "mrg",
    "email": "mrg@ucsc.edu",
    "time": "Thu Jun 17 20:10:54 2021 -0700"
  },
  "message": "Code cleanup\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "4c65502f46645229385f13302d36656f965409f2",
      "old_mode": 33188,
      "old_path": "verilog/rtl/openram_defines.v",
      "new_id": "67fc5f0c9661608c653da34ee6ad72694b6f1199",
      "new_mode": 33188,
      "new_path": "verilog/rtl/openram_defines.v"
    },
    {
      "type": "modify",
      "old_id": "c3622d0ef4ec3853c1e02c29b7f4c006eb9afc7a",
      "old_mode": 33188,
      "old_path": "verilog/rtl/openram_testchip.v",
      "new_id": "a8cc3d95e1f9b4eb1b2c0c5f339741c3c50c8625",
      "new_mode": 33188,
      "new_path": "verilog/rtl/openram_testchip.v"
    },
    {
      "type": "modify",
      "old_id": "9e1fbee94d944d295217ed1862f83ac50cadb599",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "c912cef7d69a6441818d617ef62247949414a1f0",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}