)]}'
{
  "commit": "2cd561f3439bd8d7622dfc7419a64268314ef2e1",
  "tree": "31a5cbb15589e79d557fb39ac69d5b46b028ca23",
  "parents": [
    "f8348eed1188ff0678845942ef6bcc44df42e5a1"
  ],
  "author": {
    "name": "mrg",
    "email": "mrg@ucsc.edu",
    "time": "Mon Jun 14 17:48:36 2021 -0700"
  },
  "committer": {
    "name": "mrg",
    "email": "mrg@ucsc.edu",
    "time": "Mon Jun 14 17:48:36 2021 -0700"
  },
  "message": "Remove errors in configs\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "3c81ce383063201b137db3bd244b9074d8a1e683",
      "old_mode": 33188,
      "old_path": "openlane/openram_testchip/config.tcl",
      "new_id": "8195c4fb3b03b3876e54b9cd7c9878345c80c2b4",
      "new_mode": 33188,
      "new_path": "openlane/openram_testchip/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "4b6844cb2364621d89b64be3eb4f817478887f04",
      "old_mode": 33261,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "b13919bd00ef82dc181287c2958c5460e4a1ab6d",
      "new_mode": 33261,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "5e9e3e54246415e2335710f96f677ef5d09ba702",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "4d91ad8e191154ac9f11ba00b062dfe45a178684",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}