)]}'
{
  "commit": "245e98f0ecd2a5a65c668bbc1b9eefa41face456",
  "tree": "ad6ef7387639ce399c801a08fc0ae4db409fedb9",
  "parents": [
    "a44330c3d71af81a2af97ed289894a8f764cc38f"
  ],
  "author": {
    "name": "AmoghLonkar",
    "email": "alonkar@ucsc.edu",
    "time": "Thu Jun 10 22:40:28 2021 -0700"
  },
  "committer": {
    "name": "AmoghLonkar",
    "email": "alonkar@ucsc.edu",
    "time": "Thu Jun 10 22:40:28 2021 -0700"
  },
  "message": "Single clock\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "6b341fdec793be54c17c9818262ca4d26f96ed75",
      "old_mode": 33188,
      "old_path": "verilog/rtl/openram_testchip.v",
      "new_id": "e98b7bc27e6ac3fc99ffd24912efe0b20db157c0",
      "new_mode": 33188,
      "new_path": "verilog/rtl/openram_testchip.v"
    },
    {
      "type": "modify",
      "old_id": "ca4c7f2a26bc33281b4b1a0a5a923eaec12ab1f2",
      "old_mode": 33188,
      "old_path": "verilog/rtl/openram_testchip_tb.v",
      "new_id": "6a6e07c2067df7aa52e7702df80b28c96e80f4c3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/openram_testchip_tb.v"
    }
  ]
}