)]}'
{
  "commit": "197c62f98cebda9ce717b9ea97d16670bcf0f1a5",
  "tree": "1fa306e31600b6d3ae8347a6ffa56f76d7afa6dc",
  "parents": [
    "df3c0153165a1a83ee36fbe789b960a41c4d1572"
  ],
  "author": {
    "name": "AmoghLonkar",
    "email": "alonkar@ucsc.edu",
    "time": "Tue Jun 15 22:12:37 2021 -0700"
  },
  "committer": {
    "name": "AmoghLonkar",
    "email": "alonkar@ucsc.edu",
    "time": "Tue Jun 15 22:12:37 2021 -0700"
  },
  "message": "openram_testchip_la_tb.v\n\nTestbench for LA Interface\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1d854b9c66888e4d997e02e709b47bca38de9e66",
      "new_mode": 33188,
      "new_path": "verilog/rtl/openram_testchip_la_tb.v"
    }
  ]
}