)]}'
{
  "commit": "0418bc2d4dca71623b6d67736ffc0d917a903de4",
  "tree": "6a4e3deecf561a59b26123ca21c9f02ae897d6de",
  "parents": [
    "5f351257851cc063c3a4a3ffec0e0f333ed9dc64"
  ],
  "author": {
    "name": "mrg",
    "email": "mrg@ucsc.edu",
    "time": "Mon Jun 14 11:12:15 2021 -0700"
  },
  "committer": {
    "name": "mrg",
    "email": "mrg@ucsc.edu",
    "time": "Mon Jun 14 11:12:15 2021 -0700"
  },
  "message": "Update macro placement. Remove a dual port mem.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "e9e966a3802600d5f24df1383a3f4dfdae34ad39",
      "old_mode": 33188,
      "old_path": "openlane/openram_testchip/config.tcl",
      "new_id": "ab3d61e5a4cade9b1b792d481f591f189ab64643",
      "new_mode": 33188,
      "new_path": "openlane/openram_testchip/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "39e0f7cd882581d9233c029a23ec0d92f5256775",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/macro.cfg",
      "new_id": "fde5bc54fd465d5de78104cb2bb8e1e4659388cb",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macro.cfg"
    },
    {
      "type": "modify",
      "old_id": "86c92ded70a1bb1b557b9a4d5f52149bae1861e3",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "6f123dc9d3579ee0ba751e838d8de99316b5cd49",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}