)]}'
{
  "commit": "d4c716c8b8e35613a534c25722755902bdd69b19",
  "tree": "75c03bc559d00988e7eb79e2afb7b43bff66f7fc",
  "parents": [
    "02225fde60636a20d44e4be9bcc85376684a7999"
  ],
  "author": {
    "name": "dinesha",
    "email": "dineshannayya@users.noreply.github.com",
    "time": "Sun Jun 13 06:33:52 2021 +0000"
  },
  "committer": {
    "name": "dinesha",
    "email": "dineshannayya@users.noreply.github.com",
    "time": "Sun Jun 13 06:33:52 2021 +0000"
  },
  "message": "Simulation clean up and wishbone interconnect added",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "6b23b18d0296d8eb251429c7013996157b903bae",
      "old_mode": 33261,
      "old_path": "verilog/rtl/digital_core/filelist_rtl.f",
      "new_id": "d22f12e8ed9665dac41d32715f7558700c93aed8",
      "new_mode": 33261,
      "new_path": "verilog/rtl/digital_core/filelist_rtl.f"
    },
    {
      "type": "modify",
      "old_id": "bc5721a076b9cf2dbb0e0fe1cc218d55e50ef8ab",
      "old_mode": 33188,
      "old_path": "verilog/rtl/digital_core/src/digital_core.sv",
      "new_id": "44448ff2aea4c82f2de418950e49160ea5723a54",
      "new_mode": 33188,
      "new_path": "verilog/rtl/digital_core/src/digital_core.sv"
    },
    {
      "type": "modify",
      "old_id": "ed7a5ae2536bdbe68f257198cda1198d3519d2f8",
      "old_mode": 33188,
      "old_path": "verilog/rtl/lib/wb_crossbar.v",
      "new_id": "76b9981fc8af77b5bec66872175f735a78993134",
      "new_mode": 33188,
      "new_path": "verilog/rtl/lib/wb_crossbar.v"
    },
    {
      "type": "modify",
      "old_id": "82381d12a1d6ec24cec958c89073e7c29b89ee7c",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sdram_ctrl/src/core/sdrc_core.v",
      "new_id": "d4d9941a2f89da1c1f430e82b7997b946bfa4b3e",
      "new_mode": 33261,
      "new_path": "verilog/rtl/sdram_ctrl/src/core/sdrc_core.v"
    },
    {
      "type": "modify",
      "old_id": "af7b506035344914a2cacef7d4fe64e81332c489",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sdram_ctrl/src/core/sdrc_req_gen.v",
      "new_id": "3d9edf6f61463cbabef5670bb9fc7600a8b6587d",
      "new_mode": 33261,
      "new_path": "verilog/rtl/sdram_ctrl/src/core/sdrc_req_gen.v"
    },
    {
      "type": "modify",
      "old_id": "cd87d2601e8facc4810e0010bf025768582610a9",
      "old_mode": 33261,
      "old_path": "verilog/rtl/sdram_ctrl/src/core/sdrc_xfr_ctl.v",
      "new_id": "ef01b9df7498a2afd64fdb730a7a510becf93bd2",
      "new_mode": 33261,
      "new_path": "verilog/rtl/sdram_ctrl/src/core/sdrc_xfr_ctl.v"
    },
    {
      "type": "modify",
      "old_id": "022b300f52702a3bebe36dd6c666dec80bd1ab69",
      "old_mode": 33188,
      "old_path": "verilog/rtl/spi_master/src/spim_clkgen.sv",
      "new_id": "2c6b2369c2e52b36e6f836336a84e78982553b68",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi_master/src/spim_clkgen.sv"
    },
    {
      "type": "modify",
      "old_id": "20d2515098758892505b90252a4d92dec6a81ee7",
      "old_mode": 33188,
      "old_path": "verilog/rtl/spi_master/src/spim_ctrl.sv",
      "new_id": "95e3dd750633ddd7903e02627412bd23f5bf948b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi_master/src/spim_ctrl.sv"
    },
    {
      "type": "modify",
      "old_id": "7d06f3e0556f9d5df0f180b40cda9bcd71c3e673",
      "old_mode": 33188,
      "old_path": "verilog/rtl/spi_master/src/spim_regs.sv",
      "new_id": "7e826b6b3448665b7be87292b4b49835349c4cb6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi_master/src/spim_regs.sv"
    },
    {
      "type": "modify",
      "old_id": "f11c16b9d658a94af58feaee653fd61a83a2c32a",
      "old_mode": 33188,
      "old_path": "verilog/rtl/spi_master/src/spim_rx.sv",
      "new_id": "ea0d8a9cc7d3af02fd238ea7b2c9172a812cf65d",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi_master/src/spim_rx.sv"
    },
    {
      "type": "modify",
      "old_id": "079c7e9a3f1b6c0c0ac180a39e81c99d131efc6f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/spi_master/src/spim_top.sv",
      "new_id": "67d09deb981899417bdb224a27f37532db49e8ec",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi_master/src/spim_top.sv"
    },
    {
      "type": "modify",
      "old_id": "d3fd332773816e65cb835edc3ce473c1cbeaaf79",
      "old_mode": 33188,
      "old_path": "verilog/rtl/spi_master/src/spim_tx.sv",
      "new_id": "db6516ead183927320a7c00debb73ff177067916",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi_master/src/spim_tx.sv"
    },
    {
      "type": "modify",
      "old_id": "b587fa084046100565ab9af2469883bb64998107",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_exu.sv",
      "new_id": "9c76c7d47cab4a99c78974ea280322b55d047755",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_exu.sv"
    },
    {
      "type": "modify",
      "old_id": "393541d596601da860724030f998a89bdcf2088f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_ialu.sv",
      "new_id": "0cc18e69318a19be1ba6af3bbffe7a02c4ec1a3b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_ialu.sv"
    },
    {
      "type": "modify",
      "old_id": "86b4d41f6ac70378ae8ccf4efe6d2891e0892d87",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_idu.sv",
      "new_id": "8b4ae76989bbc237e9b415e27b4fae7a216d732f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_idu.sv"
    },
    {
      "type": "modify",
      "old_id": "c8f562b0f2645144862c06bd21940f1424669a15",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_ifu.sv",
      "new_id": "98b54967b28a4662e0cfa6c42aa1dccf1227dba2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_ifu.sv"
    },
    {
      "type": "modify",
      "old_id": "cb879937795b3c1a66c139df5551951be75f2003",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_lsu.sv",
      "new_id": "3d75570cdc5d929ff462ae0509bcffd04020f2a6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_lsu.sv"
    },
    {
      "type": "modify",
      "old_id": "6cb2a3408d34db6e58d4987042984d7056f455f5",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_mprf.sv",
      "new_id": "89c0b3e65fc99fce32ecc63b47a95607c263d853",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_mprf.sv"
    },
    {
      "type": "modify",
      "old_id": "69ea0d1af067195ddd35fcc766df0ba0d5297fdf",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_top.sv",
      "new_id": "4678a9adb1b20822b272d2d96cb41e06f669f1ce",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_top.sv"
    },
    {
      "type": "modify",
      "old_id": "1d8600125b5a01b0b3b4ba3d511c5c3c4915d705",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/core/pipeline/scr1_tracelog.sv",
      "new_id": "5682cee1da7c24128b48f57ab6bed14d3ee2c84f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/core/pipeline/scr1_tracelog.sv"
    },
    {
      "type": "modify",
      "old_id": "582e4bb99363c2a488c59a22cb0d61145b636b63",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/core/scr1_core_top.sv",
      "new_id": "ba156f382c33e0c9460cc529feca42f3fa5a134a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/core/scr1_core_top.sv"
    },
    {
      "type": "modify",
      "old_id": "642dd539c0fbae596cd0abce87222062c7f4654a",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/core/scr1_dm.sv",
      "new_id": "724d98deeb0b186be198cab966e4167e6ab74c2a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/core/scr1_dm.sv"
    },
    {
      "type": "modify",
      "old_id": "62f1037c300163b53fb7a861439d173d3e72554b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/includes/scr1_arch_types.svh",
      "new_id": "6f768898215c8b98f49fde3fd259885b019c0bc2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/includes/scr1_arch_types.svh"
    },
    {
      "type": "modify",
      "old_id": "7235d1d8789b3b23aa2f75b645c56c8b0786d98c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/includes/scr1_memif.svh",
      "new_id": "395403ebf99fcb376f8d6b858063ec74acf03ac8",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/includes/scr1_memif.svh"
    },
    {
      "type": "modify",
      "old_id": "e143d89ad088a6e107566865249f34c58c0b9be3",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/includes/scr1_riscv_isa_decoding.svh",
      "new_id": "890807a0832107266a110302571a0d4f6cbecb0d",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/includes/scr1_riscv_isa_decoding.svh"
    },
    {
      "type": "modify",
      "old_id": "ab19386b5dcf3649590782b01b0e8fd4e768f1a4",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/includes/scr1_scu.svh",
      "new_id": "35659d5c7f1521fdf956714b8903c888a5b2aae7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/includes/scr1_scu.svh"
    },
    {
      "type": "modify",
      "old_id": "5b066602af273769042973c622c5799c57403c8f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/top/scr1_dmem_ahb.sv",
      "new_id": "f1a8f0079edb55a5cb4638878f49d16b1fa29d80",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/top/scr1_dmem_ahb.sv"
    },
    {
      "type": "modify",
      "old_id": "afef729ff7ebecae0ea9474ca0d712958b117877",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/top/scr1_dmem_router.sv",
      "new_id": "badd8cd6dc1f7f68b2376ce547c62d5ec10a367c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/top/scr1_dmem_router.sv"
    },
    {
      "type": "modify",
      "old_id": "24691d439780ce4c56f42767684489d3d1b6ee4e",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/top/scr1_dmem_wb.sv",
      "new_id": "85a0c5c069205b192fcc890cc33570ef1740de2d",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/top/scr1_dmem_wb.sv"
    },
    {
      "type": "modify",
      "old_id": "e749f9d7e7dc4c196903735b5eebbde40644fc70",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/top/scr1_imem_ahb.sv",
      "new_id": "47ad3993e09361573f477912cc8ce6f4e8140e8e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/top/scr1_imem_ahb.sv"
    },
    {
      "type": "modify",
      "old_id": "dd76f258ccbe346b1cfce10d792a6a721c3fa907",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/top/scr1_imem_router.sv",
      "new_id": "76522016225869ef5221ace716b36d9df5bc702b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/top/scr1_imem_router.sv"
    },
    {
      "type": "modify",
      "old_id": "c2a5349a74e730cb50bcb5650e01598b150156ca",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/top/scr1_imem_wb.sv",
      "new_id": "d91c9e34aeb2c051541282f7b6cec8ebcd7fb306",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/top/scr1_imem_wb.sv"
    },
    {
      "type": "modify",
      "old_id": "f6bb7eadec1726cbbb55e039df6cafdd6fcdd61e",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/top/scr1_mem_axi.sv",
      "new_id": "1b9155d788c21aea5f4124d158b4ee0366377fd2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/top/scr1_mem_axi.sv"
    },
    {
      "type": "modify",
      "old_id": "97376cff0b00285dfa4b8c2a21ebe92919a5bfc7",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/top/scr1_tcm.sv",
      "new_id": "82a8b06e5b9c8ffb5d50cbedaaa5d8a0ce72983a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/top/scr1_tcm.sv"
    },
    {
      "type": "modify",
      "old_id": "343a93a2e9586689487bf0a78e1764bcb3a064ec",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/top/scr1_timer.sv",
      "new_id": "67877546519081eceff73f348175ae1b77b1dccc",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/top/scr1_timer.sv"
    },
    {
      "type": "modify",
      "old_id": "2268a7dfc18b372281cec5c3e5a181559b890793",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/top/scr1_top_ahb.sv",
      "new_id": "288d15eb9fec22ddd8d550b361d8ddaa75a6e738",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/top/scr1_top_ahb.sv"
    },
    {
      "type": "modify",
      "old_id": "735b902ca587aa0d3fb70e5a8c1c742420f53d99",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/top/scr1_top_axi.sv",
      "new_id": "bbcc30d97fcb20d4dc2e8a01f24c1e6df7186fba",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/top/scr1_top_axi.sv"
    },
    {
      "type": "modify",
      "old_id": "87e6607cdd6840832a418fd26ddc9a25b6edd338",
      "old_mode": 33188,
      "old_path": "verilog/rtl/syntacore/scr1/src/top/scr1_top_wb.sv",
      "new_id": "97f565c4e5d990cb33f708043df4cfb387c60afd",
      "new_mode": 33188,
      "new_path": "verilog/rtl/syntacore/scr1/src/top/scr1_top_wb.sv"
    },
    {
      "type": "modify",
      "old_id": "3537de803dd1d472e447f0791344cbf5c9391455",
      "old_mode": 33188,
      "old_path": "verilog/rtl/uprj_netlists.v",
      "new_id": "b97154eab68d167437bde49ae39403663554447c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/uprj_netlists.v"
    },
    {
      "type": "modify",
      "old_id": "2a3462baf975342c4ec340411bbcf7a2e8aa1354",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "0ff3294ffa75270462bb237a06edc87df04200b0",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b127d5cb653eae778a634ba2b404a2af68ab7792",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wb_interconnect/src/wb_arb.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d626b9593355c5cc41ebced14092d73231217476",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wb_interconnect/src/wb_interconnect.sv"
    }
  ]
}
