)]}'
{
  "commit": "aade2f42d5b77ca1bbadd15620fae1c2712c8de6",
  "tree": "7484693399120eebac04c13f0a02f2452262e2f1",
  "parents": [
    "2e2fad81af53a45a06c8f748e67c490bb08add8c"
  ],
  "author": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Sun Jun 13 13:22:47 2021 +0530"
  },
  "committer": {
    "name": "dineshannayya",
    "email": "dinesh.annayya@gmail.com",
    "time": "Sun Jun 13 13:22:47 2021 +0530"
  },
  "message": "ReadMe updated\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "370643881d12e70ddb6530c753a9a7b81cb1db71",
      "old_mode": 33188,
      "old_path": "README.md",
      "new_id": "00b51516f6107671e3e4f32a08f9f11ffb7237e9",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e54eaed3725d0fc6d7703df9ed9eb4ef64b28ab1",
      "new_mode": 33261,
      "new_path": "verilog/rtl/sdram_ctrl/docs/sdram_controller_specs.pdf"
    }
  ]
}