)]}'
{
  "commit": "25e2d746de87b228a1851832682cfcbf9239e33d",
  "tree": "83c2c35f0657a165a772019d8944e0df4e225bbe",
  "parents": [
    "5a0c9d64e3834aba0c436468e5edb3863dee4f62"
  ],
  "author": {
    "name": "dinesha",
    "email": "dineshannayya@users.noreply.github.com",
    "time": "Tue Jun 08 10:58:01 2021 +0000"
  },
  "committer": {
    "name": "dinesha",
    "email": "dineshannayya@users.noreply.github.com",
    "time": "Tue Jun 08 10:58:01 2021 +0000"
  },
  "message": "spi master added",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b69e7cfdc0e5da701a821fded81ab05ccd72d265",
      "new_mode": 33261,
      "new_path": "openlane/spi_master/config.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9691d544aed1a01bf4a36d162a4c587ea8d6573a",
      "new_mode": 33188,
      "new_path": "openlane/spi_master/pin_order.cfg"
    },
    {
      "type": "modify",
      "old_id": "f1d64586469d3a1c85d97f3ac39d0c3da8912b4b",
      "old_mode": 33261,
      "old_path": "openlane/syntacore/config.tcl",
      "new_id": "766f7360915aafd6d576164a66ba051d7cea6b22",
      "new_mode": 33261,
      "new_path": "openlane/syntacore/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "0eeb134c5e000b91afc8333b7d2b7b776d546461",
      "old_mode": 33188,
      "old_path": "verilog/rtl/lib/sync_fifo.sv",
      "new_id": "fb934a29a3737cefd0c5d057b215ca1a174448bb",
      "new_mode": 33188,
      "new_path": "verilog/rtl/lib/sync_fifo.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6b47b62556d1682e68f9e300aba7c078a0ff4384",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi_master/src/filelist.f"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "022b300f52702a3bebe36dd6c666dec80bd1ab69",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi_master/src/spim_clkgen.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "20d2515098758892505b90252a4d92dec6a81ee7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi_master/src/spim_ctrl.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e1c665bb4d83995993b9287741c645b023ff9e08",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi_master/src/spim_fifo.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7d06f3e0556f9d5df0f180b40cda9bcd71c3e673",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi_master/src/spim_regs.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f11c16b9d658a94af58feaee653fd61a83a2c32a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi_master/src/spim_rx.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9943f002ab72ad0260c56e612935cc539182481b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi_master/src/spim_top.sv"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d3fd332773816e65cb835edc3ce473c1cbeaaf79",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spi_master/src/spim_tx.sv"
    }
  ]
}