)]}'
{
  "commit": "ede0f7e2f5c3b61f49e534762a5ef41d414c7e6d",
  "tree": "387763699d4e4c5e814f63cf3273771c6d2f88ae",
  "parents": [
    "c5da9e9885e361d05dee2aa6303a69fc26423c8e"
  ],
  "author": {
    "name": "nguyendao-uom",
    "email": "nguyen.dao@manchester.ac.uk",
    "time": "Wed Nov 17 17:41:57 2021 +0000"
  },
  "committer": {
    "name": "nguyendao-uom",
    "email": "nguyen.dao@manchester.ac.uk",
    "time": "Wed Nov 17 17:41:57 2021 +0000"
  },
  "message": "eFPGA ver3\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "984760704a1530993cd968ac6d652807861bfadd",
      "new_mode": 33188,
      "new_path": "gds/eFPGA_top.gds"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "33e1539501b7f88b2883bf1856f6e2e609551ba9",
      "new_mode": 33188,
      "new_path": "lef/eFPGA_top.lef"
    },
    {
      "type": "modify",
      "old_id": "5006ced434254d9ebae1d4519ca1b583ddb362b7",
      "old_mode": 33261,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "94d926da09edbfd4be7d1d0b13c3d757b7063fa5",
      "new_mode": 33261,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "a7365ab26ff25197ed46ceb62342f48e1473ea19",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/macro.cfg",
      "new_id": "88e12b6a20aa8f831312d08d1d52ce1522013019",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macro.cfg"
    },
    {
      "type": "modify",
      "old_id": "8797dcdee01982869d8ce5675cdc7171aa9a1275",
      "old_mode": 40960,
      "old_path": "openlane/user_project_wrapper/pin_order.cfg",
      "new_id": "267d91c68441a18d6035c9f882b1c6f3ac8447a1",
      "new_mode": 40960,
      "new_path": "openlane/user_project_wrapper/pin_order.cfg"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "49164011220c43d2bfb72d8c7031d03b20e055e7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/eFPGA_top.v"
    },
    {
      "type": "modify",
      "old_id": "5ee1ceecfb5f08335c33a73de2e09ef869af17a9",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "a9756b43d087ffa40f826faf5f9f2d67908721b6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}