)]}'
{
  "id": "60c372f1686e71fa3907f4d1a6c42da9629021f3",
  "entries": [
    {
      "mode": 33188,
      "type": "blob",
      "id": "33e1539501b7f88b2883bf1856f6e2e609551ba9",
      "name": "eFPGA_top.lef"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "0297dcc79cd918e9fc5b6e2c27e5c62cd15a97e9",
      "name": "user_proj_example.lef"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "f5854c30df6f1bedb1496b6d4f71a9567c860f04",
      "name": "user_project_wrapper.lef"
    }
  ]
}