)]}'
{
  "id": "4bab437678344f47b538e81fe8bc2c97ab3d1497",
  "entries": [
    {
      "mode": 33188,
      "type": "blob",
      "id": "ddc717bfe3030eb87dc0e403c26ee1e310f309aa",
      "name": "caravel.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "49164011220c43d2bfb72d8c7031d03b20e055e7",
      "name": "eFPGA_top.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "3537de803dd1d472e447f0791344cbf5c9391455",
      "name": "uprj_netlists.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "26081e98ecdd98ac1a677c29dfbd5fb0dbc4ee53",
      "name": "user_proj_example.v"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "a9756b43d087ffa40f826faf5f9f2d67908721b6",
      "name": "user_project_wrapper.v"
    }
  ]
}