)]}'
{
  "commit": "7cacabbebff0acaf7504995dcf1fd7a0fb090e9d",
  "tree": "ea6a3e55ca8066cde7e33fbf5af5a3bb2758cd54",
  "parents": [
    "ede0f7e2f5c3b61f49e534762a5ef41d414c7e6d"
  ],
  "author": {
    "name": "nguyendao-uom",
    "email": "nguyen.dao@manchester.ac.uk",
    "time": "Thu Dec 02 14:06:53 2021 +0000"
  },
  "committer": {
    "name": "nguyendao-uom",
    "email": "nguyen.dao@manchester.ac.uk",
    "time": "Thu Dec 02 14:06:53 2021 +0000"
  },
  "message": "add gds pic\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "370643881d12e70ddb6530c753a9a7b81cb1db71",
      "old_mode": 33188,
      "old_path": "README.md",
      "new_id": "7aee96d92f84cc78f22f7d8ada221e184bf0808e",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0889c1bc2fb4257d8553da8a45f5c7d6bbd188f8",
      "new_mode": 33188,
      "new_path": "docs/source/eFPGA_ver3.png"
    }
  ]
}