)]}'
{
  "id": "b3a3e2ddedaeb5ee5a38b8943c4cd5b2fd4950ab",
  "entries": [
    {
      "mode": 33188,
      "type": "blob",
      "id": "33e1539501b7f88b2883bf1856f6e2e609551ba9",
      "name": "eFPGA_top.lef"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "0297dcc79cd918e9fc5b6e2c27e5c62cd15a97e9",
      "name": "user_proj_example.lef"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "4d5d0d42bf5d30540d1edcb95e92dce15cad903f",
      "name": "user_project_wrapper.lef"
    }
  ]
}