)]}'
{
  "id": "1c2ab3d72ba0cde7c1f5257a387afb2df9be1c8b",
  "entries": [
    {
      "mode": 33188,
      "type": "blob",
      "id": "984760704a1530993cd968ac6d652807861bfadd",
      "name": "eFPGA_top.gds"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "b32ae18957258f16b4e7113c148acacb6ef2a4ce",
      "name": "user_proj_example.gds"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "dcadbaa296d7d5d64860f8891026840c3c0c9e3d",
      "name": "user_project_wrapper.gds"
    }
  ]
}