)]}'
{
  "id": "baf72a352a807f9c6e80360e7c416810329fe684",
  "entries": [
    {
      "mode": 16384,
      "type": "tree",
      "id": "d77b4a6bec725178107c220bf8aac5089ab4590a",
      "name": "OpenFPGA_Verilog"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "c806ce6c05ff146fa6ae26be231d930900fa6730",
      "name": "dv"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "476e1d9ef8c46b06050090247df388ecde4ff208",
      "name": "gl"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "0803b9935fa7f1adc80cfa6d47699c2d58451f99",
      "name": "rtl"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "619e64174a52ac810d9c9571e5af1ba16149529b",
      "name": "stubs"
    }
  ]
}