)]}'
{
  "commit": "071773bb9a82e305753454321f9fa11d3c24bb23",
  "tree": "fd3a465bc7de96da54e6f86dedc24b10bfe601ac",
  "parents": [
    "e7b736a9095ef3082356870509e22948fecb9aa2"
  ],
  "author": {
    "name": "Ganesh Gore",
    "email": "goreganesh007@gmail.com",
    "time": "Sun Dec 27 09:54:03 2020 -0700"
  },
  "committer": {
    "name": "Ganesh Gore",
    "email": "goreganesh007@gmail.com",
    "time": "Sun Dec 27 09:54:03 2020 -0700"
  },
  "message": "[LocalRun04] Bugfix on carrychain\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "07c6ba848ae949280c435476cc9d5d326ab9bc7d",
      "old_mode": 33188,
      "old_path": "OpenFPGA_task/arch/vpr_arch.xml",
      "new_id": "44db1edcfd22467119b2b1145dc38c26e88e89f9",
      "new_mode": 33188,
      "new_path": "OpenFPGA_task/arch/vpr_arch.xml"
    },
    {
      "type": "modify",
      "old_id": "513a90da8b42b9020503335550788ed5e317726d",
      "old_mode": 33188,
      "old_path": "checks/KlayoutMerge.log",
      "new_id": "7c2ebc23859b550d28497a4f9f10e6cafe778288",
      "new_mode": 33188,
      "new_path": "checks/KlayoutMerge.log"
    },
    {
      "type": "modify",
      "old_id": "14d8bc1814f728013d38d3b89eef4249121e3168",
      "old_mode": 33188,
      "old_path": "checks/caravel.magic.drc.mag",
      "new_id": "75e59246211da6e231ddd2dda7507c852620538c",
      "new_mode": 33188,
      "new_path": "checks/caravel.magic.drc.mag"
    },
    {
      "type": "modify",
      "old_id": "2ccd2d5f05b1044038a9839378e138b0f9d5e34f",
      "old_mode": 33188,
      "old_path": "checks/compare_caravel.txt",
      "new_id": "debb5915c6834f70a63d65aac94c760d4b1bf6dc",
      "new_mode": 33188,
      "new_path": "checks/compare_caravel.txt"
    },
    {
      "type": "modify",
      "old_id": "157ab249f29a280950af195a2f96f11988f6e4ed",
      "old_mode": 33188,
      "old_path": "checks/full_log.log",
      "new_id": "8ac0c830645c50de0534a8422286eeb19bd047fe",
      "new_mode": 33188,
      "new_path": "checks/full_log.log"
    },
    {
      "type": "modify",
      "old_id": "f6d353d3cc5e1c09546a0e11f478bf1cc0aba71f",
      "old_mode": 33188,
      "old_path": "checks/magic_drc.log",
      "new_id": "14e02e0ff45e5b04ff5ac2a55e34e71fef13abd2",
      "new_mode": 33188,
      "new_path": "checks/magic_drc.log"
    },
    {
      "type": "modify",
      "old_id": "116c0856032a1d41d6275fd91c8762833ae6e31f",
      "old_mode": 33188,
      "old_path": "checks/magic_extract.log",
      "new_id": "d349222c2bfaa93dccff8f8632a7b0685767cc1b",
      "new_mode": 33188,
      "new_path": "checks/magic_extract.log"
    },
    {
      "type": "modify",
      "old_id": "a81f71fb5d51839eb487921c9f9f478c0ac3d2f5",
      "old_mode": 33188,
      "old_path": "checks/magic_merge_user_project_wrapper.log",
      "new_id": "19bbd9b827d287f21fe717aff6d6431088edc375",
      "new_mode": 33188,
      "new_path": "checks/magic_merge_user_project_wrapper.log"
    },
    {
      "type": "modify",
      "old_id": "293ab27ed36b22feefb9eb4a04615c85a16a7d0d",
      "old_mode": 33188,
      "old_path": "checks/manifest_check.mag.log",
      "new_id": "40c81e285faa8b388d4858cf75ca5f06a3641510",
      "new_mode": 33188,
      "new_path": "checks/manifest_check.mag.log"
    },
    {
      "type": "modify",
      "old_id": "023741bfeefd768634cd5290c3a78b94a0f45e4e",
      "old_mode": 33188,
      "old_path": "checks/spdx_compliance_report.log",
      "new_id": "cbc42ba2ca38b400f02b5e418dd0a5131fb19e52",
      "new_mode": 33188,
      "new_path": "checks/spdx_compliance_report.log"
    },
    {
      "type": "modify",
      "old_id": "e7d23e14607c1d78958056c18def66c73be4c96b",
      "old_mode": 33188,
      "old_path": "gds/caravel.gds.gz",
      "new_id": "44f8a3cf53a79eaf7e71341bf382d42a17efcd6b",
      "new_mode": 33188,
      "new_path": "gds/caravel.gds.gz"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "61f76cd73640c2722778620d2637144324eada3b",
      "new_mode": 33188,
      "new_path": "gds/fpga_top_icv_in_design.gds.gz.sha1"
    },
    {
      "type": "modify",
      "old_id": "4a873b8650f4f4470e07bf936dc83c83e80c5ed2",
      "old_mode": 33188,
      "old_path": "gds/user_project_wrapper.gds.gz",
      "new_id": "d33ce77d4e1eccb713d7e98ef894f2a0384d5066",
      "new_mode": 33188,
      "new_path": "gds/user_project_wrapper.gds.gz"
    },
    {
      "type": "modify",
      "old_id": "68728c6a9c4452c0165b8252be00e3412424a999",
      "old_mode": 33188,
      "old_path": "source_commit_hash.txt",
      "new_id": "23289f050d8b6d5b6ca9098bf4430c993074175b",
      "new_mode": 33188,
      "new_path": "source_commit_hash.txt"
    },
    {
      "type": "modify",
      "old_id": "6529b1923999032e170b525ef13bfb5db2e0f397",
      "old_mode": 33188,
      "old_path": "verilog/OpenFPGA_Verilog/fabric_netlists.v",
      "new_id": "d818117085f4a83a75bdb84b3beb4c318fa5a032",
      "new_mode": 33188,
      "new_path": "verilog/OpenFPGA_Verilog/fabric_netlists.v"
    },
    {
      "type": "modify",
      "old_id": "ec041fbb79f18ee41be75a265c134c4790e1e582",
      "old_mode": 33188,
      "old_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v",
      "new_id": "4b5409c7f75b7cd8d4edadb81673f15e5898dbc7",
      "new_mode": 33188,
      "new_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v"
    },
    {
      "type": "modify",
      "old_id": "cb5b743bf650f3cac330485e3dd956219b1a1de1",
      "old_mode": 33188,
      "old_path": "verilog/gl/caravel_sofa_chd_top.v",
      "new_id": "8d31ce20d5e5fd83a5628971d98043a0cd851056",
      "new_mode": 33188,
      "new_path": "verilog/gl/caravel_sofa_chd_top.v"
    },
    {
      "type": "modify",
      "old_id": "ff068f053f2b1935affa6081b39594627605b860",
      "old_mode": 33188,
      "old_path": "verilog/gl/user_project_wrapper.v",
      "new_id": "5a442eab0e9f03320779e607e3fa8628013af6ca",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project_wrapper.v"
    }
  ]
}