)]}'
{
  "commit": "ef8312e0e966922a17c0d76b5a1e1f608703c6f3",
  "tree": "a7de20612c380d9c0832e0d60b7b6f6b06458cf0",
  "parents": [
    "12a9a1dec1ddb922693bab112800362c566d5c60"
  ],
  "author": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Tue Sep 22 17:20:06 2020 -0400"
  },
  "committer": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Tue Sep 22 17:20:06 2020 -0400"
  },
  "message": "Caravel 2nd phase (branch phase2):  First pass at removing the analog\nsignals left over from Raven/Ravenna but not used on StriVe.  Reduced\nthe GPIO for the management area to 2 bits.  Removed additional unused\nsignals, removed the controls to the deleted analog signals, and\nreduced the remaining controls.  Renamed the digital libraries for\nthe sky130 Google/SkyWater naming conventions.  Work in progress;  much\nmore left to do.\n",
  "tree_diff": [
    {
      "type": "rename",
      "old_id": "d9eec3a555ed002a47aba9bfa1484c11d01b0b01",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/defs.h",
      "new_id": "68ef6b024f5b848b8557f2d6b9da967e5f562604",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/defs.h",
      "score": 71
    },
    {
      "type": "rename",
      "old_id": "9f185c0ca48045eadddeee087d6d6ff2a7ba831a",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/Makefile",
      "new_id": "9f185c0ca48045eadddeee087d6d6ff2a7ba831a",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/Makefile",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "719e42bb0f9209271dc4873554a55388fbe434d6",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/gpio/Makefile",
      "new_id": "719e42bb0f9209271dc4873554a55388fbe434d6",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/gpio/Makefile",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "0d9caf56cd0ba381be0a05ba9372e2e1d2482efd",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/gpio/gpio.c",
      "new_id": "0d9caf56cd0ba381be0a05ba9372e2e1d2482efd",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio.c",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "35c8cf3dbe8f6cdff8e26b6d5f32efb2394c9f8d",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/gpio/gpio_tb.v",
      "new_id": "40fffaa631dc9eec1f5c519db599ffe34f46c3c1",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio_tb.v",
      "score": 62
    },
    {
      "type": "rename",
      "old_id": "07ea2087018a6c43c919682b27f1e2ba17965dc3",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/hkspi/Makefile",
      "new_id": "07ea2087018a6c43c919682b27f1e2ba17965dc3",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/hkspi/Makefile",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "a41521471560a6400045261b945e25ab0aee06e2",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/hkspi/hkspi.c",
      "new_id": "a41521471560a6400045261b945e25ab0aee06e2",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/hkspi/hkspi.c",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "09d1dabe4e52ddafe201f3300e631debfa848bda",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/hkspi/hkspi_tb.v",
      "new_id": "13677f7c2e539c61b7b8158380ffc4ccb65f39cd",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/hkspi/hkspi_tb.v",
      "score": 89
    },
    {
      "type": "rename",
      "old_id": "fc8529180f4674d2912f7e48d0ec6f0e8fd0885f",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/mem/Makefile",
      "new_id": "fc8529180f4674d2912f7e48d0ec6f0e8fd0885f",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/mem/Makefile",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "31d0f7529e4f34eb08c3776b15f3f79042b235aa",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/mem/mem.c",
      "new_id": "31d0f7529e4f34eb08c3776b15f3f79042b235aa",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/mem/mem.c",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "0d0c93db56d45493ecde606fcbdb88761197b8a7",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/mem/mem_tb.v",
      "new_id": "5248cd738cec627ce6063ef8e6747ce985a5ef94",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/mem/mem_tb.v",
      "score": 83
    },
    {
      "type": "rename",
      "old_id": "3b396d76fb43a24d685aa0072171f35b9d83cf7f",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/mprj_ctrl/Makefile",
      "new_id": "3b396d76fb43a24d685aa0072171f35b9d83cf7f",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/Makefile",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "97b81481435755ad6920dd661756164da7b20472",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/mprj_ctrl/mprj_ctrl.c",
      "new_id": "97b81481435755ad6920dd661756164da7b20472",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/mprj_ctrl.c",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "bcbbe12f65fba3af509e999bfe1c01f07c0acea8",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/mprj_ctrl/mprj_ctrl_tb.v",
      "new_id": "8e1c608048d2c466ef11864e831194775768c32e",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/mprj_ctrl_tb.v",
      "score": 84
    },
    {
      "type": "rename",
      "old_id": "b24bd84c2b15d5cf7d651175dc3523af66694a01",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/perf/Makefile",
      "new_id": "b24bd84c2b15d5cf7d651175dc3523af66694a01",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/perf/Makefile",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "bd94f5df81e8edb283d5f7e74f8692708105cb44",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/perf/perf.c",
      "new_id": "bd94f5df81e8edb283d5f7e74f8692708105cb44",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/perf/perf.c",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "3e5edbc2f0816b62b85dd793531eee73c390a7e9",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/perf/perf_tb.v",
      "new_id": "61a044de01314b90b726c5f6b2d96d9eb64548b3",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/perf/perf_tb.v",
      "score": 81
    },
    {
      "type": "rename",
      "old_id": "a4a14a688a1809b8bbf7f300c0566b5410b1e760",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/sysctrl/Makefile",
      "new_id": "a4a14a688a1809b8bbf7f300c0566b5410b1e760",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/sysctrl/Makefile",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "023a08cec918f734fa90d227042bce5141d8cb17",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/sysctrl/sysctrl.c",
      "new_id": "023a08cec918f734fa90d227042bce5141d8cb17",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/sysctrl/sysctrl.c",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "4932e0db173a6fa0c8b754fb7dcc93498fe9c809",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/sysctrl/sysctrl_tb.v",
      "new_id": "708bc9e4da14c51f754ab8166356c95c5ded070b",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/sysctrl/sysctrl_tb.v",
      "score": 88
    },
    {
      "type": "rename",
      "old_id": "3ce3936d4b0da5a686e5387b52a2c4ce45a572e8",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/uart/Makefile",
      "new_id": "3ce3936d4b0da5a686e5387b52a2c4ce45a572e8",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/uart/Makefile",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "bf21144176223724d2d75f640166308119ca7f70",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/uart/uart.c",
      "new_id": "bf21144176223724d2d75f640166308119ca7f70",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/uart/uart.c",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "c0316597448e6cfdcafb0d4ad7d306a5577929e8",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mgmt_soc/uart/uart_tb.v",
      "new_id": "80bc0b4e46ad9ae591d7be92404d76baa1db4194",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/uart/uart_tb.v",
      "score": 75
    },
    {
      "type": "rename",
      "old_id": "6b5248cae8ebbe0a0ff60828bcbc751a5f62448a",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mprj_counter/Makefile",
      "new_id": "6b5248cae8ebbe0a0ff60828bcbc751a5f62448a",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mprj_counter/Makefile",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "16afd6811459645618d32f61724c8a685488c541",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mprj_counter/README.md",
      "new_id": "16afd6811459645618d32f61724c8a685488c541",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mprj_counter/README.md",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "8f0cd33e762bd766adde0680aa2f02c2bf17ba21",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mprj_counter/io_ports/Makefile",
      "new_id": "8f0cd33e762bd766adde0680aa2f02c2bf17ba21",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mprj_counter/io_ports/Makefile",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "e4b9cf46893e6b80f68a3e9ab974e6aa9e78fc9e",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mprj_counter/io_ports/io_ports.c",
      "new_id": "e4b9cf46893e6b80f68a3e9ab974e6aa9e78fc9e",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mprj_counter/io_ports/io_ports.c",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "e30f139403e7ffbeb80f15cbb2496fdc6f841cb1",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mprj_counter/io_ports/io_ports_tb.v",
      "new_id": "d77916739796d69163ff1923e8b04e811a201758",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mprj_counter/io_ports/io_ports_tb.v",
      "score": 80
    },
    {
      "type": "rename",
      "old_id": "da557a68e9afd3aeafe9254784b8a16062bfdcdb",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mprj_counter/la_test1/Makefile",
      "new_id": "da557a68e9afd3aeafe9254784b8a16062bfdcdb",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mprj_counter/la_test1/Makefile",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "1404a1ec7431c8457781a1ac68f8e7884f831bcb",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mprj_counter/la_test1/la_test1.c",
      "new_id": "1404a1ec7431c8457781a1ac68f8e7884f831bcb",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mprj_counter/la_test1/la_test1.c",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "1eb6885a8db39dfbb31e360bebb05b3e3e89648d",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mprj_counter/la_test1/la_test1_tb.v",
      "new_id": "a66509301cec4c94fdd94f6f40ef1a4285ab575d",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mprj_counter/la_test1/la_test1_tb.v",
      "score": 70
    },
    {
      "type": "rename",
      "old_id": "c8b727b3a07bee9ee9cfae9ecb26bbc2646917c9",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mprj_counter/la_test2/Makefile",
      "new_id": "c8b727b3a07bee9ee9cfae9ecb26bbc2646917c9",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mprj_counter/la_test2/Makefile",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "e9f5ecec062b964ebbfd8170f7c9fa0e10792f5d",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mprj_counter/la_test2/la_test2.c",
      "new_id": "e9f5ecec062b964ebbfd8170f7c9fa0e10792f5d",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mprj_counter/la_test2/la_test2.c",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "a3e6223b4616b6a804280a73675de228687c9e07",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/mprj_counter/la_test2/la_test2_tb.v",
      "new_id": "230b3313b36c92de6083f0492b75b71cbf17c38f",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mprj_counter/la_test2/la_test2_tb.v",
      "score": 68
    },
    {
      "type": "rename",
      "old_id": "848288755c9cd9d953303ea2641e14937bc65305",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/sections.lds",
      "new_id": "848288755c9cd9d953303ea2641e14937bc65305",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/sections.lds",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "0b236e0e36edc773eda24f6f21479e5c6254c250",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/spiflash.v",
      "new_id": "0b236e0e36edc773eda24f6f21479e5c6254c250",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/spiflash.v",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "62a6f42b313ab88262af38aff6d1aad7ff21ba91",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/start.s",
      "new_id": "62a6f42b313ab88262af38aff6d1aad7ff21ba91",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/start.s",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "4d9c970a01386d53d12a87953c52b3200c7b7266",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/stub.c",
      "new_id": "4d9c970a01386d53d12a87953c52b3200c7b7266",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/stub.c",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "97c4283a7eec73267aef4302f6a7f84e3169c1e5",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/tbuart.v",
      "new_id": "97c4283a7eec73267aef4302f6a7f84e3169c1e5",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/tbuart.v",
      "score": 100
    },
    {
      "type": "delete",
      "old_id": "e69de29bb2d1d6434b8b29ae775ad8c2e48c5391",
      "old_mode": 33188,
      "old_path": "verilog/dv/harness/verify.log",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "8db196ca144c1aa54b99985f52121458ad1877f3",
      "old_mode": 33188,
      "old_path": "verilog/dv/wb_utests/gpio_wb/gpio_wb_tb.v",
      "new_id": "ddee1a565adb6b4b0c59eb8a528c5ae3f8e0e3fc",
      "new_mode": 33188,
      "new_path": "verilog/dv/wb_utests/gpio_wb/gpio_wb_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7cba9d4a9262a4248f13a60e83bde23af8e6f2ef",
      "new_mode": 33188,
      "new_path": "verilog/rtl/caravel.v"
    },
    {
      "type": "modify",
      "old_id": "0203ede7e387f962110298b5e3b942ce68d3b4ee",
      "old_mode": 33188,
      "old_path": "verilog/rtl/chip_io.v",
      "new_id": "df0ca62c54d6badf056855880f33cbf1c0d5120c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/chip_io.v"
    },
    {
      "type": "modify",
      "old_id": "d7dc839bee7007e2e5c6d0015e758db92a1d0dd8",
      "old_mode": 33188,
      "old_path": "verilog/rtl/digital_pll.v",
      "new_id": "0efe7bba990eded3f30f7d902fceb0e17678106a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/digital_pll.v"
    },
    {
      "type": "delete",
      "old_id": "52992eb7ea0ac8c257491980648f9ac73008e46d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/harness_chip.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "a647cf6e2389039f753268c0b992b55002dd06b9",
      "old_mode": 33188,
      "old_path": "verilog/rtl/lvlshiftdown.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "9fe3a79676fc9640258eff3f58b8b92acaee8835",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mgmt_core.v",
      "new_id": "b95915583bbd781a24673e45a8fd6378fcc9440a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mgmt_core.v"
    },
    {
      "type": "modify",
      "old_id": "af27f99b5f33775b9f0d36284a04ae3c16dbce9e",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mgmt_soc.v",
      "new_id": "ab1ff53a7f6e30c7f5f2e861fe879133f75743e3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mgmt_soc.v"
    },
    {
      "type": "modify",
      "old_id": "640216b124d3f01aad4273f6dbbd24e32b48c81f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/pads.v",
      "new_id": "16a288e1c8d67208db8d5843e677a57dccb38342",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pads.v"
    },
    {
      "type": "modify",
      "old_id": "58a01af45dcfeeae71bff1f14dff1099893b5850",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ring_osc2x13.v",
      "new_id": "4363c007a5c47b77c1a424f792b75f79eb54f6c6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ring_osc2x13.v"
    },
    {
      "type": "modify",
      "old_id": "5daf5b3e46743ef056b80a02ee91418c2e3a191b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/sysctrl.v",
      "new_id": "05861cd2d5be72a47ced4480b5fa457d66ed5322",
      "new_mode": 33188,
      "new_path": "verilog/rtl/sysctrl.v"
    }
  ]
}
