)]}'
{
  "id": "ffb6284339b5a6fee17c006e11278a03053c16ae",
  "entries": [
    {
      "mode": 16384,
      "type": "tree",
      "id": "35c451c56edaf30e5701df7d9ef8842cb21b9d31",
      "name": "OpenFPGA_Verilog"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "7d104853dc5f991757138b7b6f9a440f42e10f19",
      "name": "dv"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "b2336ab247eb28250479cae3adecda3991a4098f",
      "name": "gl"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "0047dff976421b1c1db4ddb6c3d6d842e9cbcaf8",
      "name": "rtl"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "619e64174a52ac810d9c9571e5af1ba16149529b",
      "name": "stubs"
    }
  ]
}