)]}'
{
  "id": "101fb75c1612783adb101ee2a5ab731393413cd3",
  "entries": [
    {
      "mode": 16384,
      "type": "tree",
      "id": "35c451c56edaf30e5701df7d9ef8842cb21b9d31",
      "name": "OpenFPGA_Verilog"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "bd5c0da91b6416c72b973d5b9ee9fb830008970b",
      "name": "dv"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "96daf86659cd17a607b1b8f296762e9eb53903e5",
      "name": "gl"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "66b27de420b5e0ff2af01c8f2e68100648c2f735",
      "name": "rtl"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "619e64174a52ac810d9c9571e5af1ba16149529b",
      "name": "stubs"
    }
  ]
}