)]}' { "commit": "10c1ee322396292192ea3237d8dc312c5694294d", "tree": "b3e18a43d769853c99c1c2b160dd7147ff2c4f62", "parents": [ "7ee0335046666720db06b8823ed053bdfb588b91" ], "author": { "name": "Ganesh Gore", "email": "goreganesh007@gmail.com", "time": "Thu Dec 17 14:20:26 2020 -0700" }, "committer": { "name": "Ganesh Gore", "email": "goreganesh007@gmail.com", "time": "Thu Dec 17 14:20:26 2020 -0700" }, "message": "[Localrun03] All clean\n", "tree_diff": [ { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "665afd3e2f407acd8aaa492140d458e42cf009b8", "new_mode": 33188, "new_path": "OpenFPGA_task/arch/fabric_key.xml" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c406b853f639df07acda03dad08bfe5fd8f73dc4", "new_mode": 33188, "new_path": "OpenFPGA_task/arch/openfpga_arch.xml" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "94607383b22cdcd1702f7bb838639ba578b68f30", "new_mode": 33188, "new_path": "OpenFPGA_task/arch/vpr_arch.xml" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "66d79ea1d8d25c20eff15e9f71c63be5b9ac53de", "new_mode": 33188, "new_path": "OpenFPGA_task/config/task.conf" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "66d79ea1d8d25c20eff15e9f71c63be5b9ac53de", "new_mode": 33188, "new_path": "OpenFPGA_task/config/task_generation.conf" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0f65ecaced7e24af7f36c7ce06c076beddc3aa31", "new_mode": 33188, "new_path": "OpenFPGA_task/config/task_simulation.conf" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "dc3d2f3a82e0e641cdb5a2235a3465961cfba9b0", "new_mode": 33188, "new_path": "OpenFPGA_task/design_variables.yml" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fbab9f38d08194be49bb01b54b93380ae36c545a", "new_mode": 33188, "new_path": "OpenFPGA_task/generate_fabric.openfpga" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "124dbcda84bfabd85033a88558b42de446c75558", "new_mode": 33188, "new_path": "OpenFPGA_task/generate_testbench.openfpga" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0f77bc6b316db815f4c5dc2faac4a4ef28e66a0e", "new_mode": 33188, "new_path": "OpenFPGA_task/micro_benchmark/and.act" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "67d978741afea2e13f9d63f90d91f19d09ff2388", "new_mode": 33188, "new_path": "OpenFPGA_task/micro_benchmark/and.blif" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "876f1c6fe5df198fdaa959fd9612ad698808fde1", "new_mode": 33188, "new_path": "OpenFPGA_task/micro_benchmark/and.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8ffe5bbe3e7bec1aca0b2f840399a5bebb143cb6", "new_mode": 33188, "new_path": "OpenFPGA_task/process_top_def.sh" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "46ac151159cb0b44a60c40a05b242df3eec6db5b", "new_mode": 33188, "new_path": "OpenFPGA_task/sc_verilog/digital_io_hd.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "622739152006f3b8e7aa048e0cf7d5483a211f3d", "new_mode": 33188, "new_path": "OpenFPGA_task/sc_verilog/fpga_top.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1a884d1c9b27c63df139da20de5415b026fae622", "new_mode": 33188, "new_path": "OpenFPGA_task/sc_verilog/sky130_fd_sc_hd_wrapper .v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ed261f0188fb3daa4ad3242005a3aa391eda757e", "new_mode": 33188, "new_path": "OpenFPGA_task/user_project_wrapper_empty.def" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b17859e4464ad3da516615c8688454f8b97ee90d", "new_mode": 33188, "new_path": "OpenFPGA_task/user_project_wrapper_template.def" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ec3d7b888686c555a7b7f11f154ddc0fe429a8e4", "new_mode": 33188, "new_path": "checks/KlayoutMerge.log" }, { "type": "modify", "old_id": "0dfaff8ab153e274ade539acdeeb835686df39fa", "old_mode": 33188, "old_path": "checks/caravel.magic.drc", "new_id": "0e629934e8f021fecced32215a20b2ca33bda049", "new_mode": 33188, "new_path": "checks/caravel.magic.drc" }, { "type": "modify", "old_id": "6e5433e23f808472bdb343a84829d43403441725", "old_mode": 33188, "old_path": "checks/caravel.magic.drc.mag", "new_id": "d81fb61fb70da120053e742e7efdf1f2c20531d6", "new_mode": 33188, "new_path": "checks/caravel.magic.drc.mag" }, { "type": "modify", "old_id": "a0fe935d87eb015d6bdd645607bfefe3e3c3179c", "old_mode": 33188, "old_path": "checks/caravel.magic.rdb", "new_id": "bef36caffe86e4ecd926941b311cfd2191be34e6", "new_mode": 33188, "new_path": "checks/caravel.magic.rdb" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8ebfee553f31fdbd74932a09e59dae6a803c9ca7", "new_mode": 33188, "new_path": "checks/compare_caravel.txt" }, { "type": "modify", "old_id": "6e1e6a4f472477cb82fc9d5ac518b054547d1a52", "old_mode": 33188, "old_path": "checks/full_log.log", "new_id": "705b8f985de8bbc13264b3ec049306a7aa0484e0", "new_mode": 33188, "new_path": "checks/full_log.log" }, { "type": "modify", "old_id": "3ffd6a83d7d3fade978970d82af7be17646f9ff7", "old_mode": 33188, "old_path": "checks/magic_drc.log", "new_id": "d4c2f4921d7f4f3a0f8ef8b79fe19897a43ed331", "new_mode": 33188, "new_path": "checks/magic_drc.log" }, { "type": "modify", "old_id": "7e8ca5a240ce5fdd664f5a4650d65c40db03ea35", "old_mode": 33188, "old_path": "checks/magic_extract.log", "new_id": "bdc4c2b48be3c64929c69b75bf6c8feec91f14b0", "new_mode": 33188, "new_path": "checks/magic_extract.log" }, { "type": "modify", "old_id": "7cf436c1b1369d221c23acaeee1dd3cf06b3b0e4", "old_mode": 33188, "old_path": "checks/magic_merge_user_project_wrapper.log", "new_id": "d5c8006abdc48470b49318ab3acc934c9dc616a4", "new_mode": 33188, "new_path": "checks/magic_merge_user_project_wrapper.log" }, { "type": "modify", "old_id": "77b7a6f3aa50e1153035442b1879c229b05ec875", "old_mode": 33188, "old_path": "checks/manifest_check.maglef.log", "new_id": "e85eb4c89454b47a5749470c1f276705357004ea", "new_mode": 33188, "new_path": "checks/manifest_check.maglef.log" }, { "type": "modify", "old_id": "363faefcc5647f9d45ce8bc916f6152348806336", "old_mode": 33188, "old_path": "checks/manifest_check.rtl.log", "new_id": "d23a4dd1cc4b71f76ea73b591cee1019bec95194", "new_mode": 33188, "new_path": "checks/manifest_check.rtl.log" }, { "type": "modify", "old_id": "852d113256c52f725f05a2b824e81e2b1b02f8f8", "old_mode": 33188, "old_path": "checks/spdx_compliance_report.log", "new_id": "a63ba9586803bf33a7fd16981636dc9aed2c6b32", "new_mode": 33188, "new_path": "checks/spdx_compliance_report.log" }, { "type": "modify", "old_id": "6872a249aec4fe5e8ffc84f9548e60f439dbf33e", "old_mode": 33188, "old_path": "gds/caravel.gds.gz", "new_id": "9c4769bfb6cdd52dcce0cef7b7ace55d553132a0", "new_mode": 33188, "new_path": "gds/caravel.gds.gz" }, { "type": "modify", "old_id": "c9bd0636692155833167de0b8357e2fdbb80b99e", "old_mode": 33188, "old_path": "gds/user_project_wrapper.gds.gz", "new_id": "d8eca9747694183dbe69a784fe38c9494f68e4d9", "new_mode": 33188, "new_path": "gds/user_project_wrapper.gds.gz" }, { "type": "modify", "old_id": "0573be5c52be2e70482098b93919e0bcfb19c91b", "old_mode": 33188, "old_path": "mag/.magicrc", "new_id": "c7573e8fbb8e75225875170878db3d8a93c27e40", "new_mode": 33188, "new_path": "mag/.magicrc" }, { "type": "modify", "old_id": "6185d26fa6c8a1b62993bd54f1cf0ed948c0c0bf", "old_mode": 33188, "old_path": "mag/user_project_wrapper_empty.mag", "new_id": "0a609e4c15e42cd5223ba9769077b3fb6e5a13b3", "new_mode": 33188, "new_path": "mag/user_project_wrapper_empty.mag" }, { "type": "delete", "old_id": "b2106577539c92b11931b58ed1ae4b51c10d3ae0", "old_mode": 40960, "old_path": "qflow/digital_pll_controller/tech", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "delete", "old_id": "b2106577539c92b11931b58ed1ae4b51c10d3ae0", "old_mode": 40960, "old_path": "qflow/ring_osc2x13/tech", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b780e74e0d7aab099901dec13d03b74883053f5f", "new_mode": 33188, "new_path": "source_commit_hash.txt" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b4f2852b55dde843e99462d43d16dfb06c3f5cc7", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/InstancesMap.txt" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8cbaaf5bcd40a1a33a14e7a9499dcecebbff1571", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/define_simulation.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a34efa8dc3eae4e8819331aafbd4bbede3222ac4", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/fabric_netlists.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "7b0848037498e0564e1809c17162ba954e897499", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/fpga_core.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f2341147059165f9838c8d2d4755884cc325fff8", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/fpga_defines.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "25e2bc3f7ee96655d2697bc5b257c7668f49e8cc", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/fpga_top.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "7ec22c001445e44810523522f041dbaba29423cf", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/grid_clb.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3f1d19fa20d4983be08bdcd810b70a6246edd736", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_clb_mode_clb_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "6e2c9187abe688a5741b2fe088f0373b0babc5af", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_clb_mode_default__fle.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4ac614a1eafaaa08f6771d1c26fc6c7b61eeb660", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3563b0234bdbc1bf99b8e9a23eb0dcd918ecb6f8", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d41d55fd98fff75b639269d3ce2a3feaac28f90b", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9756cd996963b12a9cf896015963d7994f876c7d", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1a62c3ccff14a141bbdbdba0052a0468493d90b5", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "61cfb1171124e6e65cd162dacfc8318bbcdd543f", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_io_mode_io_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c34db5449195e6407201891a5e9b3a73418c7441", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_io_mode_physical__iopad.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "aa6c90b639b7d5a73fca7fec70b69e338b1a0fab", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/cbx_1__0_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "50b8b35994636c8eb4f3afac21ba2a716258893a", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/cbx_1__1_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f8b7e87c2b6b84340cb23060e825f99a10d6f736", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/cbx_1__2_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d33576f6f0a5b1ed96ebe1036223659173040401", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/cby_0__1_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f2448a1cd15466aef7e7e315b286a0347e3ac9ab", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/cby_1__1_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "70e59b97690a67cfdc31eda33f20e93c7df3c5c3", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/cby_2__1_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4aeddab23db4d5fe06e391606cd009f4f83416e8", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/sb_0__0_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5dbf8bd4c1215f48ee6b2bd1631e05bb53cdd73f", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/sb_0__1_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c53bc88080d6949086ea540cf9a8f1705fe663df", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/sb_0__2_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ee95747bfaf1659c2aac268f704733a9ea7ddb6b", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/sb_1__0_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d25a20381910a80391cabc80e97e2bf3ebadc37d", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/sb_1__1_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4efaac4bdc506b8a9bc63c55fe9749c999763439", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/sb_1__2_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f3c8f38144213b73237eab83205599202db67883", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/sb_2__0_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "67054e552e18d8d3d339e268dd55cd46a0304f1e", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/sb_2__1_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4b07b44ee58057639521efd06bbef4dea47205a9", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/sb_2__2_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f2341147059165f9838c8d2d4755884cc325fff8", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/arch_encoder.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "46ac151159cb0b44a60c40a05b242df3eec6db5b", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/digital_io_hd.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "622739152006f3b8e7aa048e0cf7d5483a211f3d", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/fpga_top.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "faa32c62579e6f56212b62dcbbffee78449868ed", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/inv_buf_passgate.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f2341147059165f9838c8d2d4755884cc325fff8", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/local_encoder.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d598fc4db7c3ed1a3901d450dc84643504f44305", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/luts.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "07293b97ccc03700d58f12611162901b253f3c9f", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/memories.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f2341147059165f9838c8d2d4755884cc325fff8", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/mux_primitives.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "adf5f0ef5249ebb36d5432a4c5ea8d240de14ab7", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/muxes.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1a884d1c9b27c63df139da20de5415b026fae622", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/sky130_fd_sc_hd_wrapper .v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8bbc5d8fdc2f312fda712a69b10bf4e8abd06b55", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/wires.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "50c918dafa30b050c354c37c6bab2aceaf90f9d8", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/top_include_netlists.v" } ] }