)]}'
{
  "commit": "d13e475798b9851e2cbd10faf899df96419c7313",
  "tree": "0f2cd4ec6b6f8c423e301a808384ece989e5ef0d",
  "parents": [
    "a45bf6560fe05ee8ad40ccaee3576e1e00fd3b83"
  ],
  "author": {
    "name": "Tan Nguyen",
    "email": "tan.nqd@gmail.com",
    "time": "Fri Dec 18 23:10:15 2020 -0800"
  },
  "committer": {
    "name": "Tan Nguyen",
    "email": "tan.nqd@gmail.com",
    "time": "Fri Dec 18 23:10:15 2020 -0800"
  },
  "message": "primitive_config -\u003e standalone_test\n",
  "tree_diff": [
    {
      "type": "delete",
      "old_id": "3279887b4e780c88c19ac9160c98276aca3df2c6",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/fpga_250/primitive_config/fpga250_tb.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7a5f7dd68ce858b1bc1c1e164a00f431b1a99b2d",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/fpga_250/standalone_test/bitstream.txt"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c17f38b95d0ec97fe8ebd21afe2cab8ed2d83a91",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/fpga_250/standalone_test/comb_output.txt"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4523ef25e1aa525f8f43fe7ab9c55802a6db40d7",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/fpga_250/standalone_test/fpga_consts.vh"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "33c5a384f19497ef36e7f2a5b808f4c4b472608c",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/fpga_250/standalone_test/gpio_output.txt"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "960b8a72ae1fecd8b05853f97ce32adef4929a53",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/fpga_250/standalone_test/sync_output.txt"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "cf3209183a208c1357bb2f66f9cf81b7a0162f49",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/fpga_250/standalone_test/user_project_wrapper_tb.v"
    }
  ]
}