)]}'
{
  "commit": "cb7132a9273be296eb3dd9ee2181e299273bef77",
  "tree": "ead812a4bea01c9d7f889750e208a085934fe624",
  "parents": [
    "298564936c72c79b3bbeecadb8d7be18df3f8f27"
  ],
  "author": {
    "name": "nqdtan",
    "email": "tan.nqd@gmail.com",
    "time": "Mon Dec 21 01:46:27 2020 -0800"
  },
  "committer": {
    "name": "nqdtan",
    "email": "tan.nqd@gmail.com",
    "time": "Mon Dec 21 01:46:27 2020 -0800"
  },
  "message": "added integration test with caravel soc\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7223f828a326230f883547bb4565eb87a91f7358",
      "new_mode": 33261,
      "new_path": "scripts/bitstream2header.py"
    },
    {
      "type": "rename",
      "old_id": "4523ef25e1aa525f8f43fe7ab9c55802a6db40d7",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/fpga_250/standalone_test/fpga_consts.vh",
      "new_id": "4523ef25e1aa525f8f43fe7ab9c55802a6db40d7",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/fpga_250/fpga_consts.vh",
      "score": 100
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "004055011201fc861e9b0d51c873c47d37576c55",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/fpga_250/integration/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "400158f2a4a134a3f2f625c8a2f34b9c6221e827",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/fpga_250/integration/bitstream.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0ab00032e6f9c98816ca018eb5ed4f6835ea9830",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/fpga_250/integration/bitstream.txt"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ccaaac533e7cd8b7d198d6a0e6534112d2c59b23",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/fpga_250/integration/integration_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a5cf0c10a9218b4fdea8d1342a8cc6b805a40bbe",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/fpga_250/integration/software.c"
    },
    {
      "type": "modify",
      "old_id": "ca1b8cc6187b37c8e47bdd014dead5f809a85f10",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/fpga_250/standalone_test/Makefile",
      "new_id": "a4c1ff535b4a9f4ffcd9b246215e28e3b8d4ad6d",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/fpga_250/standalone_test/Makefile"
    }
  ]
}