)]}'
{
  "commit": "c3b9da4da67f50475e77248f5ce35c52b6257e64",
  "tree": "b826f057a00640efa1ec30da653c9eb406ac70e5",
  "parents": [
    "68e0363b0541a1cfd61500c8074b60480ea2cf5d"
  ],
  "author": {
    "name": "Manar",
    "email": "manarabdelatty@aucegypt.edu",
    "time": "Mon Nov 09 13:27:57 2020 +0200"
  },
  "committer": {
    "name": "Manar",
    "email": "manarabdelatty@aucegypt.edu",
    "time": "Mon Nov 09 13:27:57 2020 +0200"
  },
  "message": "Updated Makefiles to have lvs defined to use the power pins\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "f96fe741cc7fe7523aea0cffc46b97eef3569988",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/Makefile",
      "new_id": "2f6bd4a14fecc2a85b2072dabad572d001326231",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/Makefile"
    },
    {
      "type": "modify",
      "old_id": "49bbb0ccb7eab18ff6c6180d9e809bfd64d22ca8",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/gpio/Makefile",
      "new_id": "425e30898952e2faa681c5f5df9c352c509dbfee",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/gpio/Makefile"
    },
    {
      "type": "modify",
      "old_id": "4a8b06675f61df2ecb5aa1373833e008277dd6d7",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/hkspi/Makefile",
      "new_id": "e286d648cd78de8dc7c78287eab996186cb1d05a",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/hkspi/Makefile"
    },
    {
      "type": "modify",
      "old_id": "49a3f73e9dc1e4dc8272e234fa2ee2fade7edf14",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/mem/Makefile",
      "new_id": "e210395223fa25ea8b2a65b24eb833973fb4ac56",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/mem/Makefile"
    },
    {
      "type": "modify",
      "old_id": "b6c988915f909e2ce01e8dee0c479e7d96574e9c",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/Makefile",
      "new_id": "a591f7505c659d1e95759a454dd872b87d7075ec",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/Makefile"
    },
    {
      "type": "modify",
      "old_id": "a902f21a1dc71bb869737c5f94860ef0590d8cb7",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/pass_thru/Makefile",
      "new_id": "c2d83862b9ae5a8d9f47905983d5e9f451d30b06",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/pass_thru/Makefile"
    },
    {
      "type": "modify",
      "old_id": "4c24533948657c57dd505f9771c81a89f7154c8a",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/perf/Makefile",
      "new_id": "b7642c123aa2cc4ff09364eb9c009413d7f5a0a7",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/perf/Makefile"
    },
    {
      "type": "modify",
      "old_id": "4a5dfc8d1c8d28b2992faeaaab047b298349781b",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/pll/Makefile",
      "new_id": "24aa33cf4a25b2bf308db8893c1246fb1caeaab3",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/pll/Makefile"
    },
    {
      "type": "modify",
      "old_id": "c7ee607577056898924cbcfc9661dbca5bf5850e",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/storage/Makefile",
      "new_id": "386bc653632f8a640253232cf8445418dfa7162f",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/storage/Makefile"
    },
    {
      "type": "modify",
      "old_id": "dd839515fcc78c82e222145bf138e0d3ea55af80",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/sysctrl/Makefile",
      "new_id": "ab869e80076ad2dc8a5a841fc4e28fc7731579e8",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/sysctrl/Makefile"
    },
    {
      "type": "modify",
      "old_id": "4a67c440ec562d45663e33607aa7147412f5d150",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/timer/Makefile",
      "new_id": "cf236133fa949a4a71ae4cc3388ec4065d17e399",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/timer/Makefile"
    },
    {
      "type": "modify",
      "old_id": "3feaad758ea8f26b414136bfb78e97c14ed0ffdc",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/timer2/Makefile",
      "new_id": "b358627f449c5b41ffc81c30aa8a461292b86a9e",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/timer2/Makefile"
    },
    {
      "type": "modify",
      "old_id": "cde1104c4930381cbeecd3fd79cf5ec270d4d080",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/uart/Makefile",
      "new_id": "31172dae4c0e2ade542574d48132c07f7ef84583",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/uart/Makefile"
    },
    {
      "type": "modify",
      "old_id": "0f0482bc711dcac1400960c9d870372e762d06e4",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/io_ports/Makefile",
      "new_id": "438fb0edecdcd766aac355d8c72adbe61c9ab709",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/io_ports/Makefile"
    },
    {
      "type": "modify",
      "old_id": "a258d8c232c57b2ed4d321a08ffd7e15968d6928",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/la_test1/Makefile",
      "new_id": "e37a3b05ee908f5120a451aa127f6906d023dfbc",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/la_test1/Makefile"
    },
    {
      "type": "modify",
      "old_id": "1b3823c861e3b7d53fa1a864a3ae24ffe499dfaf",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/la_test2/Makefile",
      "new_id": "4bd5d698848486f9f1f7f9db36393881266bb2cd",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/la_test2/Makefile"
    }
  ]
}