)]}'
{
  "commit": "a45bf6560fe05ee8ad40ccaee3576e1e00fd3b83",
  "tree": "8f9db8f0f691fb13592b7e998096c3be4b9b1bd5",
  "parents": [
    "84dac69d73d1b70eb485ea1ad86b3c0fb0b774b8"
  ],
  "author": {
    "name": "Tan Nguyen",
    "email": "tan.nqd@gmail.com",
    "time": "Fri Dec 18 22:53:55 2020 -0800"
  },
  "committer": {
    "name": "Tan Nguyen",
    "email": "tan.nqd@gmail.com",
    "time": "Fri Dec 18 22:53:55 2020 -0800"
  },
  "message": "[rtl] added wishbone src\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e8633242565d578a2251e1302c71c9e72b24b024",
      "new_mode": 33188,
      "new_path": "verilog/rtl/fpga250/wishbone_configuratorinator_00.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6c3415c18b52b71bbaf8e46a38dc78a0d9bcc46e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/fpga250/wishbone_configuratorinator_10.v"
    }
  ]
}