)]}' { "commit": "581068fea64d0d978f060a259cfbb2756bc88e90", "tree": "3dd85a0d3aa275b8d6dd4c9d828839a8a5eb25ac", "parents": [ "09a7237e644d417d35af7f586a8e90c0ba013794" ], "author": { "name": "Tim Edwards", "email": "tim@opencircuitdesign.com", "time": "Thu Nov 19 12:45:25 2020 -0500" }, "committer": { "name": "Tim Edwards", "email": "tim@opencircuitdesign.com", "time": "Thu Nov 19 12:45:25 2020 -0500" }, "message": "Corrected the mess caused by introducing default_nettype none into the design\nverification netlists. Also cleaned up the broken power-on-reset signaling,\nand added connections from the user space to the I/O pad direct-to-pad analog\nsignal pins.\n", "tree_diff": [ { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "25ca3f012b653845eae0863d4cd26301c56f911c", "new_mode": 33188, "new_path": "mag/padframe2.mag" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5f8ae052f217c21d89d5d5c9d4ee9b3d51f7f5f4", "new_mode": 33188, "new_path": "mag/sky130_fd_pr__nfet_01v8_1kamgc.mag" }, { "type": "modify", "old_id": "49bbb0ccb7eab18ff6c6180d9e809bfd64d22ca8", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/gpio/Makefile", "new_id": "f8905a20b4f2f8aae8789f570876b976f41ab5e8", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/gpio/Makefile" }, { "type": "modify", "old_id": "75956785402cfaf377127bbea2f754ab87243a6a", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio_tb.v", "new_id": "849032cd391230e007b2d516f8cc9f79e3b70bbf", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio_tb.v" }, { "type": "modify", "old_id": "4a8b06675f61df2ecb5aa1373833e008277dd6d7", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/hkspi/Makefile", "new_id": "7ebd3aa8c1e5a9b016271cfbf7885bece563b5aa", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/hkspi/Makefile" }, { "type": "modify", "old_id": "c4870ff66980205db42eecaab8e8e65b725885fb", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/hkspi/hkspi_tb.v", "new_id": "56531d026fba7a31a3218679701fdd2844978ee0", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/hkspi/hkspi_tb.v" }, { "type": "modify", "old_id": "49a3f73e9dc1e4dc8272e234fa2ee2fade7edf14", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/mem/Makefile", "new_id": "3b1e137ce94e68651f0b2e3880392327a2dd6c22", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/mem/Makefile" }, { "type": "modify", "old_id": "5cb7e87ef5bd4a83c64d9d4bfd4deef9db42c8f8", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/mem/mem_tb.v", "new_id": "8df4d4b0ecb2bb2b459437f796d64e1d027e8f59", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/mem/mem_tb.v" }, { "type": "modify", "old_id": "b6c988915f909e2ce01e8dee0c479e7d96574e9c", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/Makefile", "new_id": "3713d771554f2188b59b7346d865314406355a39", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/Makefile" }, { "type": "modify", "old_id": "7a1ec29748a4c7337cc7605a680200eb85a74dd0", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/mprj_ctrl_tb.v", "new_id": "b1d4f2dcf5bc72c18d9f34f42c769018cb4be037", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/mprj_ctrl_tb.v" }, { "type": "modify", "old_id": "a902f21a1dc71bb869737c5f94860ef0590d8cb7", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/pass_thru/Makefile", "new_id": "33fffa3f858ebb1526d82178785de1bc851cb1ec", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/pass_thru/Makefile" }, { "type": "modify", "old_id": "70086655ffeffb4d8401c9c9551d40da72ea6189", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/pass_thru/pass_thru_tb.v", "new_id": "aab7a747be7ccad8122a32f4951f2c7bc917a30a", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/pass_thru/pass_thru_tb.v" }, { "type": "modify", "old_id": "4c24533948657c57dd505f9771c81a89f7154c8a", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/perf/Makefile", "new_id": "3cbea19c02cea188ddf5e0836316d9317ed21cb7", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/perf/Makefile" }, { "type": "modify", "old_id": "fdc1ded03aa8a25b82d509da43444a0dde3db3e5", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/perf/perf_tb.v", "new_id": "dac5af4a189a01e0af97fa00d1fd77af4caa091d", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/perf/perf_tb.v" }, { "type": "modify", "old_id": "4a5dfc8d1c8d28b2992faeaaab047b298349781b", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/pll/Makefile", "new_id": "f94b34f1b0812cdb5431a2731d28aa95d662b67b", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/pll/Makefile" }, { "type": "modify", "old_id": "95f461a528d44483dddb2ff4976e63eeb6965be1", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/pll/pll_tb.v", "new_id": "b0df093890ce7ebacc5e8288942e2ccc87ee09a8", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/pll/pll_tb.v" }, { "type": "modify", "old_id": "c7ee607577056898924cbcfc9661dbca5bf5850e", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/storage/Makefile", "new_id": "5d9e31333b827e8d2fbb82c9d1c0064bccc63760", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/storage/Makefile" }, { "type": "modify", "old_id": "14a9f2f817c8a729e66df0986df15fad455b1c79", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/storage/storage_tb.v", "new_id": "8fc22cd3590b51b2561e7ec38213187978da02a6", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/storage/storage_tb.v" }, { "type": "modify", "old_id": "dd839515fcc78c82e222145bf138e0d3ea55af80", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/sysctrl/Makefile", "new_id": "ebd6b456229cb8a21e6903e9a21bf7fddc6f410d", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/sysctrl/Makefile" }, { "type": "modify", "old_id": "c320587b761757a37f74141133a3ebc4c4c7e901", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/sysctrl/sysctrl_tb.v", "new_id": "b80cc3374292de575562bd02d1ec4fc3ce6502fc", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/sysctrl/sysctrl_tb.v" }, { "type": "modify", "old_id": "4a67c440ec562d45663e33607aa7147412f5d150", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/timer/Makefile", "new_id": "a8439b48afafbe4ec55986ecabd04fe410ee9f99", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/timer/Makefile" }, { "type": "modify", "old_id": "42ff14b2fb4b6db67548c437c8311bc11d8dc7e1", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/timer/timer_tb.v", "new_id": "8e43731428430529eb19ed02c173fa412cf60783", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/timer/timer_tb.v" }, { "type": "modify", "old_id": "3feaad758ea8f26b414136bfb78e97c14ed0ffdc", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/timer2/Makefile", "new_id": "6b1bbd9de48c571ff0c663304725d1918e2e8ca4", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/timer2/Makefile" }, { "type": "modify", "old_id": "532e56803a6a418eb67352cb6ed2f5dff9dd9845", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/timer2/timer2_tb.v", "new_id": "6e4e1911b528d7daaeae6b98d30d5f597119d29d", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/timer2/timer2_tb.v" }, { "type": "modify", "old_id": "cde1104c4930381cbeecd3fd79cf5ec270d4d080", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/uart/Makefile", "new_id": "1433f8598fd54f5d9696c4b8882172a6bde9e19c", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/uart/Makefile" }, { "type": "modify", "old_id": "667544816dcea82db743391eee446fa35f00c56a", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/uart/uart_tb.v", "new_id": "fbfef25ff2ce87da7c9ec331fb866a88e4c69e8f", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/uart/uart_tb.v" }, { "type": "modify", "old_id": "0f0482bc711dcac1400960c9d870372e762d06e4", "old_mode": 33188, "old_path": "verilog/dv/caravel/user_proj_example/io_ports/Makefile", "new_id": "52617aae8876815beeeb689790cba001e90d984f", "new_mode": 33188, "new_path": "verilog/dv/caravel/user_proj_example/io_ports/Makefile" }, { "type": "modify", "old_id": "cefe5831ae645fbc3f83b70cff078affd91f6d26", "old_mode": 33188, "old_path": "verilog/dv/caravel/user_proj_example/io_ports/io_ports_tb.v", "new_id": "153e70480e1a4e2c241245ebcb03b3506a12b900", "new_mode": 33188, "new_path": "verilog/dv/caravel/user_proj_example/io_ports/io_ports_tb.v" }, { "type": "modify", "old_id": "a258d8c232c57b2ed4d321a08ffd7e15968d6928", "old_mode": 33188, "old_path": "verilog/dv/caravel/user_proj_example/la_test1/Makefile", "new_id": "cc8f204145b5d376a1a83dea707a883302e27102", "new_mode": 33188, "new_path": "verilog/dv/caravel/user_proj_example/la_test1/Makefile" }, { "type": "modify", "old_id": "61c7bf49189866a971603e77a4038b9dd2662d22", "old_mode": 33188, "old_path": "verilog/dv/caravel/user_proj_example/la_test1/la_test1_tb.v", "new_id": "ed13c40580614b62742e9aab362f8dbee6a149c3", "new_mode": 33188, "new_path": "verilog/dv/caravel/user_proj_example/la_test1/la_test1_tb.v" }, { "type": "modify", "old_id": "1b3823c861e3b7d53fa1a864a3ae24ffe499dfaf", "old_mode": 33188, "old_path": "verilog/dv/caravel/user_proj_example/la_test2/Makefile", "new_id": "12871dd19b9aae2afbdbcf974462e7010963a43b", "new_mode": 33188, "new_path": "verilog/dv/caravel/user_proj_example/la_test2/Makefile" }, { "type": "modify", "old_id": "ec76925e6602ac03818634649aa837f719a3d8a8", "old_mode": 33188, "old_path": "verilog/dv/caravel/user_proj_example/la_test2/la_test2_tb.v", "new_id": "9c549de97f3f6e0f7b61674e4e884231f0c59847", "new_mode": 33188, "new_path": "verilog/dv/caravel/user_proj_example/la_test2/la_test2_tb.v" }, { "type": "modify", "old_id": "42ecf451d4a30d3b26258254294bd7a229a996e3", "old_mode": 33188, "old_path": "verilog/rtl/caravel.v", "new_id": "95ca327d86e013c2d9953937abfeb9335af504da", "new_mode": 33188, "new_path": "verilog/rtl/caravel.v" }, { "type": "modify", "old_id": "aa49d6f4a892751ab1ea388f988183edc6884d0a", "old_mode": 33188, "old_path": "verilog/rtl/caravel_clocking.v", "new_id": "4abdae9b46785acfc3fa7fa809be57ba1d4affa3", "new_mode": 33188, "new_path": "verilog/rtl/caravel_clocking.v" }, { "type": "modify", "old_id": "2a2bea7814aef8f2f199bd616141b42a2a7248de", "old_mode": 33188, "old_path": "verilog/rtl/chip_io.v", "new_id": "b8ba7f142cdc8361f775a5fb7bcab914f12405d1", "new_mode": 33188, "new_path": "verilog/rtl/chip_io.v" }, { "type": "modify", "old_id": "54bf194bf3e33023753bdbb21f9f0fe9ac25e4cd", "old_mode": 33188, "old_path": "verilog/rtl/clock_div.v", "new_id": "4b698a465769041cd30f0f7bfd2dca682f0966df", "new_mode": 33188, "new_path": "verilog/rtl/clock_div.v" }, { "type": "modify", "old_id": "c7d53f38edb49092c102a4934f8b97ddc7e90334", "old_mode": 33188, "old_path": "verilog/rtl/convert_gpio_sigs.v", "new_id": "89ee8b5294828c97ab5f22e3f6b5509a269140f6", "new_mode": 33188, "new_path": "verilog/rtl/convert_gpio_sigs.v" }, { "type": "modify", "old_id": "b66ee6b5ab28b08761167d80ab22a3073dfc6051", "old_mode": 33261, "old_path": "verilog/rtl/counter_timer_high.v", "new_id": "2f1ea586d00a426b4fbb9ca3cda9682440cf1ec3", "new_mode": 33261, "new_path": "verilog/rtl/counter_timer_high.v" }, { "type": "modify", "old_id": "f0505a7684702ed3b2ffcaa6e0b617f7ef1b927b", "old_mode": 33261, "old_path": "verilog/rtl/counter_timer_low.v", "new_id": "fd94d2cb3f31c73478189936f4e5a58c8f1976b4", "new_mode": 33261, "new_path": "verilog/rtl/counter_timer_low.v" }, { "type": "modify", "old_id": "dac708adb7ee51514482b436144067c0f412a4f9", "old_mode": 33188, "old_path": "verilog/rtl/digital_pll.v", "new_id": "2f3fc2ad4d80b83a5060f7fc0697f44f9102ab27", "new_mode": 33188, "new_path": "verilog/rtl/digital_pll.v" }, { "type": "modify", "old_id": "1437c9320cee8220e49a7f86e35843b3fd0f8127", "old_mode": 33188, "old_path": "verilog/rtl/digital_pll_controller.v", "new_id": "0cd59b0b15cebe4b0a51d2bf17c908e8c23b9e93", "new_mode": 33188, "new_path": "verilog/rtl/digital_pll_controller.v" }, { "type": "modify", "old_id": "f9764ed853812dc133b3cedf31ab0a240a8013bd", "old_mode": 33188, "old_path": "verilog/rtl/gpio_control_block.v", "new_id": "8ccdfddee0a8c993877dab6250428dbf60c7bac8", "new_mode": 33188, "new_path": "verilog/rtl/gpio_control_block.v" }, { "type": "modify", "old_id": "77d1f3a6da5aef8d6bdef5f7798168a7f8fa35b1", "old_mode": 33188, "old_path": "verilog/rtl/gpio_wb.v", "new_id": "70bf65e8493db2258d538fe5dd5875cd1586ecd8", "new_mode": 33188, "new_path": "verilog/rtl/gpio_wb.v" }, { "type": "modify", "old_id": "bd09dcb59b01f4f4b05c45c038e817342e1d3680", "old_mode": 33188, "old_path": "verilog/rtl/housekeeping_spi.v", "new_id": "7931d3825a32f9df70fceb9364987f69f05a3ce2", "new_mode": 33188, "new_path": "verilog/rtl/housekeeping_spi.v" }, { "type": "modify", "old_id": "9b963affc8a971a491e7d82aadc45ea82b17f75f", "old_mode": 33188, "old_path": "verilog/rtl/la_wb.v", "new_id": "07dfc903dc2f8f56006b9bd65fd1400c54855aca", "new_mode": 33188, "new_path": "verilog/rtl/la_wb.v" }, { "type": "modify", "old_id": "55f9eefccefe017737da1d5a2048ce62e39f53f7", "old_mode": 33188, "old_path": "verilog/rtl/mem_wb.v", "new_id": "67e1f4439bf56b066e87ce6239efd0c10049f50a", "new_mode": 33188, "new_path": "verilog/rtl/mem_wb.v" }, { "type": "modify", "old_id": "21e36dc72c497ca9366377289862980cd2669c2a", "old_mode": 33188, "old_path": "verilog/rtl/mgmt_core.v", "new_id": "2f8b45dc75fc2f68382f8311d09ffee8dcf650ec", "new_mode": 33188, "new_path": "verilog/rtl/mgmt_core.v" }, { "type": "modify", "old_id": "c5c79f365b0fd5e60e71463e56113969db1b53c2", "old_mode": 33188, "old_path": "verilog/rtl/mgmt_protect.v", "new_id": "ad25704e3c469eefd46a4853833fad8eae68d25f", "new_mode": 33188, "new_path": "verilog/rtl/mgmt_protect.v" }, { "type": "modify", "old_id": "8d3e1f77974073c484f28234ecf30bfc7a005cfb", "old_mode": 33188, "old_path": "verilog/rtl/mgmt_soc.v", "new_id": "17a73f4dce1c4fbd6656b198d764eb8b30d38550", "new_mode": 33188, "new_path": "verilog/rtl/mgmt_soc.v" }, { "type": "modify", "old_id": "6b17fe20d90b58ec86f6533d8513af06128944ee", "old_mode": 33188, "old_path": "verilog/rtl/mprj_ctrl.v", "new_id": "b31c23ae2c80fa5afbdbc68c2a7b3bcb958cc46a", "new_mode": 33188, "new_path": "verilog/rtl/mprj_ctrl.v" }, { "type": "modify", "old_id": "11a7dc331df92d6d8b7e8eb236de261b23c14ef6", "old_mode": 33188, "old_path": "verilog/rtl/mprj_io.v", "new_id": "d8cb4490bd8766e70d7bea504675e24aa9c3cd3b", "new_mode": 33188, "new_path": "verilog/rtl/mprj_io.v" }, { "type": "modify", "old_id": "a423124f0c444786ef390774dc41264475f88a72", "old_mode": 33188, "old_path": "verilog/rtl/pads.v", "new_id": "d56999ad29dfc44294e7086d61b5878810f529a4", "new_mode": 33188, "new_path": "verilog/rtl/pads.v" }, { "type": "modify", "old_id": "60dea84a0aa860bf0276f4bd194d58603bb42791", "old_mode": 33188, "old_path": "verilog/rtl/picorv32.v", "new_id": "f6e920372146ea43a9ebe3a9568f18d1807fe3b6", "new_mode": 33188, "new_path": "verilog/rtl/picorv32.v" }, { "type": "modify", "old_id": "719da6e03d211b0c149e2c9a43237801b6f5bf95", "old_mode": 33188, "old_path": "verilog/rtl/ring_osc2x13.v", "new_id": "324c2c7bfe43c54574b47357357039bd2a4ae0cc", "new_mode": 33188, "new_path": "verilog/rtl/ring_osc2x13.v" }, { "type": "modify", "old_id": "f6bda390be63bec807eef24a9656b9c4dde261fe", "old_mode": 33188, "old_path": "verilog/rtl/simple_por.v", "new_id": "6307e7950104c455bc2ce56bf7518a7e0a98f113", "new_mode": 33188, "new_path": "verilog/rtl/simple_por.v" }, { "type": "modify", "old_id": "8a81954b8ff0717e26f06d6b365c34ee1435f89a", "old_mode": 33261, "old_path": "verilog/rtl/simple_spi_master.v", "new_id": "45769253bf78ec4865ec760198d7671e73c23d77", "new_mode": 33261, "new_path": "verilog/rtl/simple_spi_master.v" }, { "type": "modify", "old_id": "66e19159db58874e6a215a484c4b24adb8730dd5", "old_mode": 33188, "old_path": "verilog/rtl/simpleuart.v", "new_id": "4fe9f0c1899636d97155ed75a3e0973bf91b66c2", "new_mode": 33188, "new_path": "verilog/rtl/simpleuart.v" }, { "type": "modify", "old_id": "a982981fc4bad6deafe716e8b3657ed1a934c859", "old_mode": 33188, "old_path": "verilog/rtl/spimemio.v", "new_id": "dc37126a45e972dc96c5a1bf02971bea979ca8b1", "new_mode": 33188, "new_path": "verilog/rtl/spimemio.v" }, { "type": "modify", "old_id": "cf0489d1d305e840379dbfe6e406a78aeff525f6", "old_mode": 33188, "old_path": "verilog/rtl/sram_1rw1r_32_256_8_sky130.v", "new_id": "afbfa12152fd4197c3d1a32b07a287a15839d313", "new_mode": 33188, "new_path": "verilog/rtl/sram_1rw1r_32_256_8_sky130.v" }, { "type": "modify", "old_id": "fe0eae7b1ffad857d0c4c7e356266c0af1b15ac3", "old_mode": 33188, "old_path": "verilog/rtl/storage.v", "new_id": "a290525bcc9f969ccc1e62bde99256876d750ebb", "new_mode": 33188, "new_path": "verilog/rtl/storage.v" }, { "type": "modify", "old_id": "ddce210da19001be2cbc186433ee299afcc686fe", "old_mode": 33188, "old_path": "verilog/rtl/storage_bridge_wb.v", "new_id": "bf70052142ca42c1349151bde8e3697e0bbb5c1d", "new_mode": 33188, "new_path": "verilog/rtl/storage_bridge_wb.v" }, { "type": "modify", "old_id": "8a0ac4288c7289ba8249a4f6ff3dee2285249cc7", "old_mode": 33188, "old_path": "verilog/rtl/sysctrl.v", "new_id": "7f11f75940e3125bb4ea49d5ed960245ccda820b", "new_mode": 33188, "new_path": "verilog/rtl/sysctrl.v" }, { "type": "modify", "old_id": "421e6633651f95043d100f96851bcc6732e13591", "old_mode": 33188, "old_path": "verilog/rtl/user_id_programming.v", "new_id": "526a802492b5a2e17075c855ebb459090a867f9f", "new_mode": 33188, "new_path": "verilog/rtl/user_id_programming.v" }, { "type": "modify", "old_id": "6c1c117482b6e228402d99f66f495786311d646d", "old_mode": 33188, "old_path": "verilog/rtl/user_proj_example.v", "new_id": "55461305ff2f6eeebf2175a9cbf5c336029c8607", "new_mode": 33188, "new_path": "verilog/rtl/user_proj_example.v" }, { "type": "modify", "old_id": "549353ea7a9c77823800cb4e9bd50d476c232545", "old_mode": 33188, "old_path": "verilog/rtl/user_project_wrapper.v", "new_id": "b5460f5058c88c76bf97fa49d9b18eaac0467d88", "new_mode": 33188, "new_path": "verilog/rtl/user_project_wrapper.v" }, { "type": "modify", "old_id": "7d9ddb14fe8041b557af7080bcebc15df39e8998", "old_mode": 33188, "old_path": "verilog/rtl/wb_intercon.v", "new_id": "6c3ab5285640edf3f934e5fd4cd4a0863c96f6d2", "new_mode": 33188, "new_path": "verilog/rtl/wb_intercon.v" } ] }