)]}'
{
  "commit": "05ad4fcaa21425a1b00585e9e0d8defeac0a16f3",
  "tree": "d6639d927f1944de5fbd9d46ac7fd08bc23d223c",
  "parents": [
    "2a62066b21d261c1142166e3382c9b51b240a646"
  ],
  "author": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Mon Oct 19 22:12:33 2020 -0400"
  },
  "committer": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Mon Oct 19 22:12:33 2020 -0400"
  },
  "message": "Added two additional signals for monitoring the user areas 1 and 2\nVDDA status independently of the VCCD status.  NOTE:  The power\nmonitoring feature needs a testbench.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "b42eedf523f0f7b6e5c99e4666eaff0e53e572d5",
      "old_mode": 33188,
      "old_path": "verilog/rtl/caravel.v",
      "new_id": "fffee9044256e3383bd609b6e6cccc9f7cbccb71",
      "new_mode": 33188,
      "new_path": "verilog/rtl/caravel.v"
    },
    {
      "type": "modify",
      "old_id": "cd8a23204621a36db6faddefbb8ba962d776771f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mgmt_core.v",
      "new_id": "e7511c605b627aa3225c1360d9127ba8abe59c97",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mgmt_core.v"
    },
    {
      "type": "modify",
      "old_id": "df32f81c2f254ec54563d6eb2d294e58f70349ac",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mgmt_protect.v",
      "new_id": "4dcf1117306599dbe3fe8755b91f8844f3bbbf39",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mgmt_protect.v"
    },
    {
      "type": "modify",
      "old_id": "8d7dc716734bb82157718f6c5c5f6a933ae710e1",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mgmt_soc.v",
      "new_id": "ac4fdf5008d6317f0a0f74195da60f6d11c889ee",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mgmt_soc.v"
    },
    {
      "type": "modify",
      "old_id": "acdb04570369c7eede01c7dc5ef2030ea7eb63c6",
      "old_mode": 33188,
      "old_path": "verilog/rtl/sysctrl.v",
      "new_id": "6c2d37655fede207a746b172ee7430313f10d33e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/sysctrl.v"
    }
  ]
}