)]}'
{
  "commit": "9eda80dd074325b1d42354785b1aece24ce83017",
  "tree": "7936f65502d97c97d36a01441a638b9283f0c28f",
  "parents": [
    "055375111fc49797ccf31971f17be971c29b1925"
  ],
  "author": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Thu Oct 08 21:36:44 2020 -0400"
  },
  "committer": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Thu Oct 08 21:36:44 2020 -0400"
  },
  "message": "Split the main power supply into managment and two user areas.  Mostly\nput back together again from phase2, although only the gpio testbench\nhas been updated, and the gpio tesbench is currently not passing although\nmost signals seem to be right.  Modified the memory map to allow for an\nadditional word in the management I/O GPIO read/write data, and rewrote\nthe code to handle any number of I/Os in the user space, expanding the\nmemory map by one word for every 32 user GPIO pads (there are currently\n37 user GPIO pads specified, so this change resolves issues with the\nupper 5 pads;  the last phase2 design defined only 32 user I/O pads).\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "660b103f5607ad59046ca3642641071bf6373937",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/defs.h",
      "new_id": "f777c39f1442eb837ac1b246058bff999124252f",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/defs.h"
    },
    {
      "type": "modify",
      "old_id": "d58c176be8cb79e3eb6e7ea7623dbe70566526e5",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio.c",
      "new_id": "1e1e48acaa85405c3ae781259aa358389f3d78f7",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio.c"
    },
    {
      "type": "modify",
      "old_id": "615e4d1a5b023e0f67c28817110960c1e303f23f",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio_tb.v",
      "new_id": "01dc63e47ffbe21ce0bb6661b918da72107d6144",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio_tb.v"
    },
    {
      "type": "delete",
      "old_id": "7ce024a83d88503df4c882343838e8c5cedfc880",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/gpio/make.log",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "3e92b1595b7099525a6d8b9e6a445ed9c58f5e28",
      "old_mode": 33188,
      "old_path": "verilog/rtl/caravel.v",
      "new_id": "5fc90d43ce6e561142bf1e7f8d6bbf97f79d8f73",
      "new_mode": 33188,
      "new_path": "verilog/rtl/caravel.v"
    },
    {
      "type": "modify",
      "old_id": "d34cfecd00ea9519c57ee44a2cc7822773b52773",
      "old_mode": 33188,
      "old_path": "verilog/rtl/chip_io.v",
      "new_id": "ebe02345b378f50abbda6290677e1e4f1461a4e9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/chip_io.v"
    },
    {
      "type": "modify",
      "old_id": "032d2f53d72c1872bd4651e0ebcbe1e62ff56212",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mgmt_core.v",
      "new_id": "49b29cdf90ff87c1c91bcde80ff3ab554e643a8a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mgmt_core.v"
    },
    {
      "type": "modify",
      "old_id": "0de30f218c4f720d80299042d1a248cf654970ac",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mgmt_soc.v",
      "new_id": "f6cf0f6e22a44b6445b895854eeb8dfadb49df53",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mgmt_soc.v"
    },
    {
      "type": "modify",
      "old_id": "117fcfea5de789cc35ef370950fdd2541adb1fe9",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mprj_ctrl.v",
      "new_id": "ff041587445cf63302143243333aad548d9ccc98",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mprj_ctrl.v"
    },
    {
      "type": "modify",
      "old_id": "32ae628fb2bf66cf445a57c0947e02adb17bfbd1",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mprj_io.v",
      "new_id": "90f84008cc6ba18993a1096e55b55a9324aa68eb",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mprj_io.v"
    },
    {
      "type": "modify",
      "old_id": "472f6ec9ab108d072b34a03f678f6e61e733c8b9",
      "old_mode": 33188,
      "old_path": "verilog/rtl/pads.v",
      "new_id": "b17bf1d18031a0a8744ee7d0f254eecc89c6ac1b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pads.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "25a3197c3b6927f7dfbb6f20461849fb3f63ad31",
      "new_mode": 33188,
      "new_path": "verilog/rtl/test.v"
    },
    {
      "type": "modify",
      "old_id": "af198c48c89cd87b1989305c74338cf26db13d4a",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "742977cda8ab192bf367378700aab0916a0fdb63",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_example.v"
    }
  ]
}