)]}'
{
  "commit": "8f13179aabb3377fdbb3f9f5b53eaffbfba934b0",
  "tree": "58c9800d646545204beeb4e243696a7e49f673b1",
  "parents": [
    "b41204cbd952dd5cf2e633b809eab21da963020d"
  ],
  "author": {
    "name": "Manar",
    "email": "manarabdelatty@aucegypt.edu",
    "time": "Wed Nov 11 16:38:32 2020 +0200"
  },
  "committer": {
    "name": "Manar",
    "email": "manarabdelatty@aucegypt.edu",
    "time": "Wed Nov 11 16:38:32 2020 +0200"
  },
  "message": "Updated custom memory\n\n- dv simulations pass\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "0607a186efc6468bd9a2242e0b1c2b7213b44a37",
      "old_mode": 33188,
      "old_path": "verilog/rtl/DFFRAM.v",
      "new_id": "d6d2d33979239b97a58c22bbd23befec00da11d1",
      "new_mode": 33188,
      "new_path": "verilog/rtl/DFFRAM.v"
    },
    {
      "type": "modify",
      "old_id": "abe1f44868a9c01d5ed5d218b3394e23d9c4f3a1",
      "old_mode": 33188,
      "old_path": "verilog/rtl/DFFRAMBB.v",
      "new_id": "1b88ef74f579976dfdcf5ea4ef093fa1d3387f59",
      "new_mode": 33188,
      "new_path": "verilog/rtl/DFFRAMBB.v"
    },
    {
      "type": "modify",
      "old_id": "d817340d52b58d6794fb838e0ae45fa275def52e",
      "old_mode": 33188,
      "old_path": "verilog/rtl/defines.v",
      "new_id": "7233b8a2b5506d25c7e2f08c42e7365210bd34d9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/defines.v"
    },
    {
      "type": "modify",
      "old_id": "9a4abe32302a358f9fa7e718fcfba835f9b48677",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mem_wb.v",
      "new_id": "8688f9a0e2dcd515d2d0b6083a80045543e7e5e8",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mem_wb.v"
    }
  ]
}