)]}'
{
  "commit": "856b092898d166106f28702cf979f7fa74cb3c47",
  "tree": "9ba82f469af9e25375db6fe89a204bbe7243b4c5",
  "parents": [
    "b78e1c1b303373a41e7a4901008735070424a88e"
  ],
  "author": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Fri Oct 09 16:30:22 2020 -0400"
  },
  "committer": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Fri Oct 09 16:30:22 2020 -0400"
  },
  "message": "Corrected the counter/timer and made an enhancement to respond to a\ndisable/enable sequence as a counter reset.  Generated testbenches\nfor both counter/timers.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "f777c39f1442eb837ac1b246058bff999124252f",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/defs.h",
      "new_id": "68c2000883526056b61ec1d1e0ff3b399f196a6d",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/defs.h"
    },
    {
      "type": "modify",
      "old_id": "b2e847dd1208bff650ce41a8aa561ebaec23a7a3",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/Makefile",
      "new_id": "2ab80560335d584d86b33000d308269a8a5d73c8",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/Makefile"
    },
    {
      "type": "modify",
      "old_id": "ed7456782dc225436dcbf5621d37cc3dda802706",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/timer/timer.c",
      "new_id": "131de72bff91bded60cb6866a85c1fd4658f4623",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/timer/timer.c"
    },
    {
      "type": "modify",
      "old_id": "0cc67fd904dbc6a2bcc550c4037b65799c8640ab",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/timer/timer_tb.v",
      "new_id": "44b50db7eeefb651e962a93cc95e6f540b4581c9",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/timer/timer_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6f00a386d2b88b00ce05e4283c0675689b71b0a2",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/timer2/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "12c480f3196152481a4043fdd201108dc66f3447",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/timer2/timer2.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9c599a55b71294c39a89d6358e74563c21059b7f",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/timer2/timer2_tb.v"
    },
    {
      "type": "modify",
      "old_id": "ccd1431a6a8eede79cca8a193f0b9101d495063d",
      "old_mode": 33261,
      "old_path": "verilog/rtl/counter_timer.v",
      "new_id": "9e252819129431e2882184af16c186fda1866dbd",
      "new_mode": 33261,
      "new_path": "verilog/rtl/counter_timer.v"
    },
    {
      "type": "modify",
      "old_id": "c6a48605c3df0b4032e5712fcd08e20f3ad9d7d8",
      "old_mode": 33188,
      "old_path": "verilog/rtl/housekeeping_spi.v",
      "new_id": "8ae1b815338919ec1be8423aa9aa3605c5d292c6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/housekeeping_spi.v"
    },
    {
      "type": "modify",
      "old_id": "f6cf0f6e22a44b6445b895854eeb8dfadb49df53",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mgmt_soc.v",
      "new_id": "e5375ffdf4976945100679e7db059f5ec636eb19",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mgmt_soc.v"
    }
  ]
}