)]}'
{
  "commit": "5982750e22f57a49b143e559a45aec3352d22a67",
  "tree": "4c64da9943b2e84f12968b9c82e4a7383a4c7e81",
  "parents": [
    "f48448d4736bd6d56fed4dbf7f9cc50552d8745d"
  ],
  "author": {
    "name": "manarabdelaty",
    "email": "manarabdelatty@aucegypt.edu",
    "time": "Fri Dec 25 23:40:02 2020 +0200"
  },
  "committer": {
    "name": "manarabdelaty",
    "email": "manarabdelatty@aucegypt.edu",
    "time": "Fri Dec 25 23:40:02 2020 +0200"
  },
  "message": "Initial work on n5 dv with caravel\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "e2207768a8c60502f700af7945dff749339aade8",
      "old_mode": 33188,
      "old_path": "def/user_project_wrapper.def",
      "new_id": "cff8a08f7ef9f7b9a3349c4812cd4de4c02e8f2c",
      "new_mode": 33188,
      "new_path": "def/user_project_wrapper.def"
    },
    {
      "type": "modify",
      "old_id": "158d5da18eaf5f0156001ddbbcbd6d4209dff121",
      "old_mode": 33188,
      "old_path": "lef/user_project_wrapper.lef",
      "new_id": "ab97c9ab61f568f492255077a0944e9abfea9e29",
      "new_mode": 33188,
      "new_path": "lef/user_project_wrapper.lef"
    },
    {
      "type": "modify",
      "old_id": "6e42c7afe97980d4a6d4ff7219376177a9f3d2e0",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/defs.h",
      "new_id": "b473091e1c167a6c2b316bc322258214af121b70",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/defs.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "fcff5b52a24bc20f5c2d7210fb774352c9eb0543",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/23LC512.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8a85b7ec7de30b8d30b81b689bcbff8ede8cf1d3",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/DFFRAM_beh.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "42f9b30fde1722b224d331bc0fac850d5fbbb677",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/files.list"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "22c626c4cc5b7b719c93029f080df8e2c4392666",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/files_fast_sim.list"
    },
    {
      "type": "modify",
      "old_id": "d6c2bf6209d90ae5539239257cefd53106d5f0e5",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/io_ports/Makefile",
      "new_id": "d3967046747d65fde0a87a980cc71a8113fea637",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/io_ports/Makefile"
    },
    {
      "type": "modify",
      "old_id": "a159f0a63b5a2cdc2b7d3a6821327f087495c4bf",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/io_ports/io_ports.c",
      "new_id": "6b6af22b203bea11cb6484d7c5fa72d586703daf",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/io_ports/io_ports.c"
    },
    {
      "type": "modify",
      "old_id": "c680a0bf78c33afe468e7714050d2acd81821084",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/io_ports/io_ports_tb.v",
      "new_id": "d802e865ab23d191d7b2a3c8a60b9294429ee182",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/io_ports/io_ports_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "895906aac697c6fb7575a39096ba730b0ac3ec73",
      "new_mode": 33261,
      "new_path": "verilog/dv/caravel/user_proj_example/sst26wf080b.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "323eb161449542be67fad0de74d830e8f4745cce",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/sw_n5/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9a947ac02107872bec0472d892cf9f7e454d2ca4",
      "new_mode": 33261,
      "new_path": "verilog/dv/caravel/user_proj_example/sw_n5/crt0.S"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a96ed4686211413e0d9c189b2a959a291232de0f",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/sw_n5/link.ld"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6b212a73e04af92b8736185172d71d5d6e86ed23",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/sw_n5/n5_drv.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "03e0fda967cca8858ed0ada788394407ce765e31",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/sw_n5/n5_drv.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e09741767824ba5e071fbeae2ef09e286928b95a",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/sw_n5/n5_int.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "fc420d27ab5f6fe4fd34a902b533ee6b956d9395",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/sw_n5/n5_regs.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a6b419c63e09be0f33f49f982fb096a8831293f1",
      "new_mode": 33261,
      "new_path": "verilog/dv/caravel/user_proj_example/sw_n5/test.bin"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d48a2f141ed77c2bced94b5f8a717b9fc7abaa16",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/sw_n5/test.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8cfe5df0c2b78b931826dca8fafc0f51116e1251",
      "new_mode": 33261,
      "new_path": "verilog/dv/caravel/user_proj_example/sw_n5/test.elf"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "69f44d9f7b29e68b036253ed89c4dc3f3c531dc1",
      "new_mode": 33261,
      "new_path": "verilog/dv/caravel/user_proj_example/sw_n5/test.hex"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7b1b9e125b90879ba21dca9f44e2aa3b938f9742",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/sw_n5/test.lst"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "99f84147c91c2b5868b72ba83c36fe55da5d1b20",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project/gl/DFFRAM.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "763904e5ec241a890220bd4f35589ba69c69d956",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project/gl/DMC_32x16HC.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1c59c8214479ce71cf7541cf2fab6f4db8c722ef",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project/gl/NfiVe32_SYS.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "03a742dc443a6681aed8bcdb85f51d973b043619",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project/gl/apb_sys_0.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1f1938c10e81efa0aa3b030301bb7fcb32b09037",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project/gl/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "ff068f053f2b1935affa6081b39594627605b860",
      "old_mode": 33188,
      "old_path": "verilog/gl/user_project_wrapper.v",
      "new_id": "1f1938c10e81efa0aa3b030301bb7fcb32b09037",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project_wrapper.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "84418004350bfaa2d91c462e77745f04d2d284b6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/AHBlite_GPIO.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b655a1aa5825f11d23a271e042986807ec4c6f2f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/AHBlite_bus0.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b46d6396e18d91695bb29016ee92f5f0135833d9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/AHBlite_db_reg.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9b931cbabbd636c4354e4cd8d40d4132c1bd5fe9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/AHBlite_sys_0.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "813c8bea0e206d3c17c81ddd463e49b86df3bffc",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/APB_sys_0/AHB_2_APB.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "bc7aa6f623eecd560861e051ab5f5ae0ea0ae8ae",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/APB_sys_0/APB_PWM32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "cfdfe7a6cf5c36cae7affff9384128d582104db7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/APB_sys_0/APB_TIMER32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "06348d84095c0bab33d9df68e3c5e9af13b411b7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/APB_sys_0/APB_WDT32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "403e27cb5895d7261aa3f6d6d8b128d90f918f71",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/APB_sys_0/APB_bus0.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4fd19ac476ff51d2d109ae1bd6945d5d5feab2e2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/APB_sys_0/APB_sys_0.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9fb40b2cad56e809a7bcba734ef89aa5c015c71e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/DFFRFile.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ed0c1c1a0905afb1f94b3ac15c4cf22d350a7229",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/AHBSRAM.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "184096020d92629cc46678344e0d40cc63adbda5",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/APB_I2C.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4e99d282c88f54ba379dea63f286a701d9609574",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/APB_SPI.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "daddc6e1825aaad5b5d5d8d6d46154a8aead8423",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/APB_UART.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7a326543412eb1c9c4c84ed6e0151bdb4364c1e6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/DFFRAM.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5599bc8c1da105f99a6354ae43eb4d5ca680b163",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/DFFRAMBB.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "fa05012d307fdc1cac19cc2d15d157f8eca8c43a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/DMC_32x16HC.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8f8f97889c1f27791c1fa8b41696f390666cce9f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/GPIO.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "014305b613b3454751cc07d19faea46ce16b849e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/PWM32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "482902cff3ce9a5c35dc70f50d861b24f636fd58",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/QSPI_XIP_CTRL.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "57f8fa5e88a4412378fe13dccb9040d86de8e6a4",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/RAM_3Kx32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "146ffa218a52b51902f78ce01c2869bcb7bde3a1",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/RAM_4Kx32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "dc2f87fe80d3d5668800203a3bb20339ad65ab63",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/TIMER32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3eeea1eeab0f11896bf4b3ff0027fb7982a66106",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/WDT32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "499542124fb16b75618f542f86b745d381ee09b2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/apb2i2c/apb2i2c.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a729e9807ed8f8a6cd6ef9ceb386ffab58d91182",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/i2c_master.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c812ee40152f90e44e4683be4159027a936b12ea",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/spi_master.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "97f06888174911acc8e97197ef70755b6925e29e",
      "new_mode": 33261,
      "new_path": "verilog/rtl/user_project/NfiVe32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "10cafdb49dbcbac032ee56c6c9058b576107d5d4",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/acc/AHB_SPM.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "84418004350bfaa2d91c462e77745f04d2d284b6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/AHB_sys_0/AHBlite_GPIO.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b655a1aa5825f11d23a271e042986807ec4c6f2f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/AHB_sys_0/AHBlite_bus0.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b46d6396e18d91695bb29016ee92f5f0135833d9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/AHB_sys_0/AHBlite_db_reg.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9b931cbabbd636c4354e4cd8d40d4132c1bd5fe9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/AHB_sys_0/AHBlite_sys_0.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "813c8bea0e206d3c17c81ddd463e49b86df3bffc",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/AHB_sys_0/APB_sys_0/AHB_2_APB.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "bc7aa6f623eecd560861e051ab5f5ae0ea0ae8ae",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/AHB_sys_0/APB_sys_0/APB_PWM32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "cfdfe7a6cf5c36cae7affff9384128d582104db7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/AHB_sys_0/APB_sys_0/APB_TIMER32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "06348d84095c0bab33d9df68e3c5e9af13b411b7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/AHB_sys_0/APB_sys_0/APB_WDT32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "403e27cb5895d7261aa3f6d6d8b128d90f918f71",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/AHB_sys_0/APB_sys_0/APB_bus0.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4fd19ac476ff51d2d109ae1bd6945d5d5feab2e2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/AHB_sys_0/APB_sys_0/APB_sys_0.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9fb40b2cad56e809a7bcba734ef89aa5c015c71e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/DFFRFile.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ed0c1c1a0905afb1f94b3ac15c4cf22d350a7229",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/IPs/AHBSRAM.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "184096020d92629cc46678344e0d40cc63adbda5",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/IPs/APB_I2C.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4e99d282c88f54ba379dea63f286a701d9609574",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/IPs/APB_SPI.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "daddc6e1825aaad5b5d5d8d6d46154a8aead8423",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/IPs/APB_UART.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7a326543412eb1c9c4c84ed6e0151bdb4364c1e6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/IPs/DFFRAM.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5599bc8c1da105f99a6354ae43eb4d5ca680b163",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/IPs/DFFRAMBB.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "fa05012d307fdc1cac19cc2d15d157f8eca8c43a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/IPs/DMC_32x16HC.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8f8f97889c1f27791c1fa8b41696f390666cce9f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/IPs/GPIO.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "014305b613b3454751cc07d19faea46ce16b849e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/IPs/PWM32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "482902cff3ce9a5c35dc70f50d861b24f636fd58",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/IPs/QSPI_XIP_CTRL.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "57f8fa5e88a4412378fe13dccb9040d86de8e6a4",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/IPs/RAM_3Kx32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "146ffa218a52b51902f78ce01c2869bcb7bde3a1",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/IPs/RAM_4Kx32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "dc2f87fe80d3d5668800203a3bb20339ad65ab63",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/IPs/TIMER32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3eeea1eeab0f11896bf4b3ff0027fb7982a66106",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/IPs/WDT32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "499542124fb16b75618f542f86b745d381ee09b2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/IPs/apb2i2c/apb2i2c.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a729e9807ed8f8a6cd6ef9ceb386ffab58d91182",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/IPs/i2c_master.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c812ee40152f90e44e4683be4159027a936b12ea",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/IPs/spi_master.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "97f06888174911acc8e97197ef70755b6925e29e",
      "new_mode": 33261,
      "new_path": "verilog/rtl/user_project/rtl/NfiVe32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "10cafdb49dbcbac032ee56c6c9058b576107d5d4",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/acc/AHB_SPM.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "115fc2c7dc1d741fc96e4f3c755c125f37c06d10",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/soc_core.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "caa1883f3778f658d30e28bef12ce207fe4e6c81",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/rtl/user_project_wrapper.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "115fc2c7dc1d741fc96e4f3c755c125f37c06d10",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/soc_core.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1fa53e929253479abec29351965854328b4dc8d0",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "47d92f4d6bb0cdbdca2175f28fa88f12fd574096",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "a0f87c792331559a1910751f5972a9a24667bff6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}