)]}'
{
  "commit": "4c733359c14571580071dab4eb503088f99856d4",
  "tree": "836727b098e0f715a4c69ff92d37d9386018306d",
  "parents": [
    "7a8cbb17d982936bcf08ac4faabe7cbe6eda46be"
  ],
  "author": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Mon Oct 12 16:32:36 2020 -0400"
  },
  "committer": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Mon Oct 12 16:32:36 2020 -0400"
  },
  "message": "Modified I/O references to match the sky130_fd_io release.  Mostly\nconfirmed, but waiting on fixes to the library release.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "a73cf989e9fe317b82ea68151bdc15d9b3b1a697",
      "old_mode": 33188,
      "old_path": "verilog/rtl/caravel.v",
      "new_id": "b76e869a658707fc9a8f0effe946725f810be91f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/caravel.v"
    },
    {
      "type": "modify",
      "old_id": "5238bef37a24204b6c60a98ce36e7218bd1aac3d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/chip_io.v",
      "new_id": "264cf8e5778c65e14693a0f387668c928eb3c31d",
      "new_mode": 33188,
      "new_path": "verilog/rtl/chip_io.v"
    },
    {
      "type": "modify",
      "old_id": "1c29d96c732fa09c28604610177637e085c2ab9b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mprj_io.v",
      "new_id": "5bc4483fafb58217445c797298b9996226f723fe",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mprj_io.v"
    },
    {
      "type": "modify",
      "old_id": "1c3a4bf01b4d1a1cee2cb327af1f4bfb48fc7957",
      "old_mode": 33188,
      "old_path": "verilog/rtl/pads.v",
      "new_id": "cba629efecd9939cf4c92caa2ac54187f1cbe89d",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pads.v"
    },
    {
      "type": "modify",
      "old_id": "4e80555941139eb69d5bb306fc1782ed3d312dab",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_id_programming.v",
      "new_id": "30f5eb85dd0e042d8c35a3e3002756c534b26f82",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_id_programming.v"
    }
  ]
}