)]}'
{
  "commit": "09344bbcf16636e0f1ba1ad3d6cfb4043dabaa7f",
  "tree": "f0dc5cf826c2c1ce7209841b5194aeb741e0c2f4",
  "parents": [
    "0bf9cd6dddf2c5276d229b870aa3cd9fefe02204"
  ],
  "author": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Fri Dec 11 09:52:26 2020 -0500"
  },
  "committer": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Fri Dec 11 09:52:26 2020 -0500"
  },
  "message": "Corrected the user project example Makefiles.\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b8b84a53110c1d0ad7e45d2ac3abe552445c04c9",
      "new_mode": 33188,
      "new_path": "mag/clamp_list.txt"
    },
    {
      "type": "modify",
      "old_id": "6b630a3fe947d0b186cd65c8945e814718b90084",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/io_ports/Makefile",
      "new_id": "d6c2bf6209d90ae5539239257cefd53106d5f0e5",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/io_ports/Makefile"
    },
    {
      "type": "modify",
      "old_id": "677a8d7d21ee48e420cdc329100645ef9f612cc7",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/la_test1/Makefile",
      "new_id": "968a74b46df9c0bc629bd54d747e40c63581c2dd",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/la_test1/Makefile"
    },
    {
      "type": "modify",
      "old_id": "22b99cb61f327e609afefa25c43368b5c7c6da84",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/la_test2/Makefile",
      "new_id": "4980a080390009b9ad9b3e4014931b18acfa077e",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/la_test2/Makefile"
    }
  ]
}