)]}'
{
  "commit": "055375111fc49797ccf31971f17be971c29b1925",
  "tree": "1fd4a48384ee16058814326ca46c3a05b982a23a",
  "parents": [
    "ca2f318bb428801e0739cc341d80def2d8c70559"
  ],
  "author": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Tue Oct 06 14:59:26 2020 -0400"
  },
  "committer": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Tue Oct 06 14:59:26 2020 -0400"
  },
  "message": "Most testbenches are working again now.  Renamed \"mprj_counter\" to \"user_proj_example\"\nand made the filename equal to the module name, for clarity.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "5a3fba1dbdf84a4cd0d9350ac664995684e0f665",
      "old_mode": 33188,
      "old_path": "verilog/dv/README.md",
      "new_id": "2f4a77daf57e3d33cc8154cb5231de79c3b42720",
      "new_mode": 33188,
      "new_path": "verilog/dv/README.md"
    },
    {
      "type": "modify",
      "old_id": "97b81481435755ad6920dd661756164da7b20472",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/mprj_ctrl.c",
      "new_id": "fd9d95e2b41f45007cb4820224c15f27a067c710",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/mprj_ctrl.c"
    },
    {
      "type": "modify",
      "old_id": "8e1c608048d2c466ef11864e831194775768c32e",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/mprj_ctrl_tb.v",
      "new_id": "2557229795bcb4874c77ba13a6ee17acb796bd87",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/mprj_ctrl_tb.v"
    },
    {
      "type": "modify",
      "old_id": "425ef1e8b46078ceb25d4fe77182689dfb73c254",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/uart/uart_tb.v",
      "new_id": "a52693b8b4afadc933909acd243753753a8cd4b1",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/uart/uart_tb.v"
    },
    {
      "type": "delete",
      "old_id": "8f0cd33e762bd766adde0680aa2f02c2bf17ba21",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mprj_counter/io_ports/Makefile",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "e4b9cf46893e6b80f68a3e9ab974e6aa9e78fc9e",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mprj_counter/io_ports/io_ports.c",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "d77916739796d69163ff1923e8b04e811a201758",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mprj_counter/io_ports/io_ports_tb.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "da557a68e9afd3aeafe9254784b8a16062bfdcdb",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mprj_counter/la_test1/Makefile",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "1404a1ec7431c8457781a1ac68f8e7884f831bcb",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mprj_counter/la_test1/la_test1.c",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "c8b727b3a07bee9ee9cfae9ecb26bbc2646917c9",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mprj_counter/la_test2/Makefile",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "e9f5ecec062b964ebbfd8170f7c9fa0e10792f5d",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mprj_counter/la_test2/la_test2.c",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "rename",
      "old_id": "6b5248cae8ebbe0a0ff60828bcbc751a5f62448a",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mprj_counter/Makefile",
      "new_id": "6b5248cae8ebbe0a0ff60828bcbc751a5f62448a",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/Makefile",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "16afd6811459645618d32f61724c8a685488c541",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mprj_counter/README.md",
      "new_id": "16afd6811459645618d32f61724c8a685488c541",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/README.md",
      "score": 100
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9d88da856167d36a915cb1771d4555b998634bf3",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/io_ports/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f6a829d086ea29b5e5f5f4d356aa646e4cba8f65",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/io_ports/io_ports.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "39fc3d698c02ac67e8fea21509ceaf5a789fbcba",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/io_ports/io_ports_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f24cdc3a2bd86ebc42a4cf34a183eeb2b24d2ccc",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/la_test1/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "708a761c6eff7c7b2d6aeeab03636c3f0feb3a80",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/la_test1/la_test1.c"
    },
    {
      "type": "rename",
      "old_id": "a66509301cec4c94fdd94f6f40ef1a4285ab575d",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mprj_counter/la_test1/la_test1_tb.v",
      "new_id": "722efe66fd42f73f1b6d46f3d824cbd6739d514a",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/la_test1/la_test1_tb.v",
      "score": 64
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4304750a401f8dda01d8cd70283e41caef02149a",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/la_test2/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "54dabb610e1110248f0dada9b08bcf58fdba1874",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/la_test2/la_test2.c"
    },
    {
      "type": "rename",
      "old_id": "230b3313b36c92de6083f0492b75b71cbf17c38f",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mprj_counter/la_test2/la_test2_tb.v",
      "new_id": "99c9cca6e00b5c5d3badf72bbc1f97913eddf6fc",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/la_test2/la_test2_tb.v",
      "score": 67
    },
    {
      "type": "modify",
      "old_id": "a39fdeaa5517996154798269e36c7a28158808b3",
      "old_mode": 33188,
      "old_path": "verilog/rtl/caravel.v",
      "new_id": "3e92b1595b7099525a6d8b9e6a445ed9c58f5e28",
      "new_mode": 33188,
      "new_path": "verilog/rtl/caravel.v"
    },
    {
      "type": "delete",
      "old_id": "35fc3464343df5b940993d453dd7938cf4dd747c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mprj_ctrl.v.orig",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "rename",
      "old_id": "924a52c2904fc0ed16765f105df944b00b058368",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mprj_counter.v",
      "new_id": "af198c48c89cd87b1989305c74338cf26db13d4a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_example.v",
      "score": 75
    }
  ]
}