)]}'
{
  "commit": "126e36b1548ceeede22672baa95bcc8cfee4686b",
  "tree": "4e1b1aa83d37d1984e79e60b11efcc61b1556a16",
  "parents": [
    "a210b7db1c995e29ffcf3452a1720c2e76e8684b"
  ],
  "author": {
    "name": "manarabdelaty",
    "email": "manarabdelatty@aucegypt.edu",
    "time": "Thu Dec 10 00:38:25 2020 +0200"
  },
  "committer": {
    "name": "manarabdelaty",
    "email": "manarabdelatty@aucegypt.edu",
    "time": "Fri Dec 18 13:53:57 2020 +0200"
  },
  "message": "Integrated fpga_top with caravel\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6b42fa3c9a56f578bcd16bf4073d111d3995edeb",
      "new_mode": 33188,
      "new_path": "doc/images/Caravel-FPGA.png"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "17a0dbcafa269a89e58bead5febf8dae242a21f6",
      "new_mode": 33188,
      "new_path": "gds/user_project_wrapper.gds"
    }
  ]
}