)]}'
{
  "commit": "7b635bc150e2cf3d4f3b0a512eb30ce01a0934ae",
  "tree": "7fc93821b6d80025ed83cbdb6ed16157bfadeb20",
  "parents": [
    "015b9ba8930a57ccebfc25cc9c56883dbae1397f"
  ],
  "author": {
    "name": "Maximilian Barger",
    "email": "mbarger@internships.antmicro.com",
    "time": "Wed Nov 25 11:34:58 2020 +0100"
  },
  "committer": {
    "name": "Maximilian Barger",
    "email": "mbarger@internships.antmicro.com",
    "time": "Tue Jan 26 12:26:50 2021 +0100"
  },
  "message": "User project: add aes-128 core\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "be611d3a422af18bea4e2f8d994df59913a1bfec",
      "new_mode": 33188,
      "new_path": "openlane/user_proj_aes/config.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8128f788014858fff85f3ecdb6655c5e00fd934a",
      "new_mode": 33188,
      "new_path": "openlane/user_proj_aes/pin_order.cfg"
    },
    {
      "type": "modify",
      "old_id": "fa85ee27d3f8fa54ac26adafec228bba3e17ddb2",
      "old_mode": 33188,
      "old_path": "verilog/rtl/caravel.v",
      "new_id": "a4d4ebc9c86eb2706363130aa21c09c4c99813b3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/caravel.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "46b2b48ca8999b308edfddf190c2fdd970ddd2c5",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_aes/aes_cipher_top.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "35621099406950dc20690623b05e76cf5f0b29a2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_aes/aes_core.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "bd7f0fd43feeef5ed956690414ccb2371851effc",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_aes/aes_inv_cipher_top.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f12bf9de1e0e4ba3abbfb4aa1d9bf1028faa507b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_aes/aes_inv_sbox.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7c4ab81ac14ec1229a2fafe22af5dc3562411b2c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_aes/aes_key_expand_128.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e25faff78dc1f92923c0b2ec4829c62d80af0904",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_aes/aes_rcon.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e4b66ed1eca3ecb3f8edfeb62f83aa3d29751448",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_aes/aes_sbox.v"
    }
  ]
}