)]}'
{
  "commit": "98401596113afcf7881c15739229b1891fd03787",
  "tree": "8d1dbe260fea35961cb68f37834c1d7fd9ec26e2",
  "parents": [
    "d43d8750f5d71af08fc4eb8cd2bedbcf6376083a"
  ],
  "author": {
    "name": "manarabdelaty",
    "email": "manarabdelatty@aucegypt.edu",
    "time": "Sat Jan 23 16:24:01 2021 +0200"
  },
  "committer": {
    "name": "manarabdelaty",
    "email": "manarabdelatty@aucegypt.edu",
    "time": "Sat Jan 23 16:24:01 2021 +0200"
  },
  "message": "Added EL2 RTL\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "e2207768a8c60502f700af7945dff749339aade8",
      "old_mode": 33188,
      "old_path": "def/user_project_wrapper.def",
      "new_id": "97b8a598a90a3aa0028a0f1d48f9a0467f82e94c",
      "new_mode": 33188,
      "new_path": "def/user_project_wrapper.def"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3e921724d51e44f823a8b201f9969497be19632a",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project/gl/DFFRAM_4K.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7d64dced2aa1deff43bc5483ad58e541696cd37a",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project/gl/DMC_32x16.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "141563969a23cec1585d05c59ba3c463bd86c046",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project/gl/apb_sys_0.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7193183661d218347689e21f5b2bf13889305cb5",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project/gl/el2_n5_soc_wrapper.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e35b2fbf83089ba694cb285fce6cddbfa91d9f5a",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project/gl/el2_swerv_wrapper.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "79c14437cd9c8a5698b14114d615109591057e14",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project/gl/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "ff068f053f2b1935affa6081b39594627605b860",
      "old_mode": 33188,
      "old_path": "verilog/gl/user_project_wrapper.v",
      "new_id": "79c14437cd9c8a5698b14114d615109591057e14",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project_wrapper.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1be7de5227a18e5f915f4bf0c34ffa1c5545fbe5",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/AHBlite_64bit_bridge.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "833ff7deb30e390eeac5b83413ed28457dc08cf1",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/AHBlite_GPIO.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "06a1b4e33674a0e63a97a93db13869b996a3d7a5",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/AHBlite_bus0.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b46d6396e18d91695bb29016ee92f5f0135833d9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/AHBlite_db_reg.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5f1463b93aa7731dc9d4b17704140e47ad1e5a43",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/AHBlite_sys_0.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "813c8bea0e206d3c17c81ddd463e49b86df3bffc",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/APB_sys_0/AHB_2_APB.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "45bd253b721000620f02e07404f3438fc4497f96",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/APB_sys_0/APB_PWM32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "07f4d3f50748b374c0d4eae1a8fdda3cc72b30a3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/APB_sys_0/APB_TIMER32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "628835b7a5a426545a3ad00e116a58644b6a91e3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/APB_sys_0/APB_WDT32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "403e27cb5895d7261aa3f6d6d8b128d90f918f71",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/APB_sys_0/APB_bus0.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "18049dbeb86230dae5e8a47dc4b9a51447e25e4e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/AHB_sys_0/APB_sys_0/APB_sys_0.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9fb40b2cad56e809a7bcba734ef89aa5c015c71e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/DFFRFile.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "45d9d812bd00b6c4c65487d7a1193c2bfb93ae9a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/AHBSRAM.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b6921ef251480ebc1d6e5feedb5f552735d20661",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/APB_I2C.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "82d0e10bcd91b1e07e2a58c1c3dbdc7a93e02950",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/APB_SPI.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "10b5ded1e5f93724d495a0bf8ed777593d3fedd7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/APB_UART.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "41da41dc7c18464521eacc75dd6b1be3e9328052",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/DFFRAMBB.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "403155365159ccf198a89531b95631cca16edcbe",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/DFFRAM_4K.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "01bc7432f5425c480ba6d9888c5c5d2d147ee0f3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/DMC_32x16.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2ee0e8cefb8b4f41efc91cbc86d26fa96964d232",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/DMC_32x16HC.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8f8f97889c1f27791c1fa8b41696f390666cce9f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/GPIO.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "014305b613b3454751cc07d19faea46ce16b849e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/PWM32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0e8f6de34ce003ee063444a9d742947f53fb3047",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/QSPI_XIP_CTRL.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2e53bbaa6615118f0c74ec088cad1dab39c736f4",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/RAM_1024x64.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "dc2f87fe80d3d5668800203a3bb20339ad65ab63",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/TIMER32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3eeea1eeab0f11896bf4b3ff0027fb7982a66106",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/WDT32.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "499542124fb16b75618f542f86b745d381ee09b2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/apbi2c/apb2i2c.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7be20d819c975bb608c8e31a78457f2d39e084ed",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/i2c_master.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c812ee40152f90e44e4683be4159027a936b12ea",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/IPs/spi_master.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "10cafdb49dbcbac032ee56c6c9058b576107d5d4",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/acc/AHB_SPM.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e9fca438af7dc0db856c66302580cdc8e6c56aaa",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/el2.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "53d66431f7cac71e10d40828428a93b8e0462b1b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/el2_defines.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c493a29b49a314731fe1d27a4fffb4922836b944",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/el2_n5_soc_wrapper.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "29423aac29f838cc522f233caf85a42558ac20f2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/el2_original.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "473ae85e6b247bc84db6a07790d84372a788b6fe",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/soc_core.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "132dd33503ddb6282be52c71b8b80346a3303082",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "47d92f4d6bb0cdbdca2175f28fa88f12fd574096",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "132dd33503ddb6282be52c71b8b80346a3303082",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}