)]}'
{
  "commit": "c7de0537b780cd66b5f472200666cd570d76fc24",
  "tree": "61d24e6dcdeac1b4669ac8efecfc93dd6a484cd7",
  "parents": [
    "cd3487738c88d0505eea7c87cd6c934922b197de"
  ],
  "author": {
    "name": "manarabdelaty",
    "email": "manarabdelatty@aucegypt.edu",
    "time": "Tue Feb 02 08:02:02 2021 -0500"
  },
  "committer": {
    "name": "manarabdelaty",
    "email": "manarabdelatty@aucegypt.edu",
    "time": "Tue Feb 02 08:02:02 2021 -0500"
  },
  "message": "Added two testbenches for the user_project , WIP\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "dd0b951b6d00e0087a73a65f728f98b5a4452c9d",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/Makefile",
      "new_id": "e36f577460e3865668310b8195bd70b59a46d11f",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ca171c2721727c4c7d07c03b8d721f25812f1ce8",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/chain/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "dcabc98d478cf9c45327c715c62b19c77519f389",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/chain/chain.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1b3bb7ef12e833b48bf548fb50cbd71cb00737fe",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/chain/chain_tb.v"
    },
    {
      "type": "modify",
      "old_id": "dc91b71df5c0ad2cfb9dfe5b151aece7e98fa47a",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/spm/spm.c",
      "new_id": "d901e6b067c775471fba003de14ab874dc86c606",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/spm/spm.c"
    },
    {
      "type": "modify",
      "old_id": "05593fd1a7e93539fedc172f4c11aeafffc66bf1",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/spm/spm_tb.v",
      "new_id": "a4850c93aa568996ef414fdb559057a0adeed78a",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/spm/spm_tb.v"
    }
  ]
}