)]}'
{
  "commit": "c770168e418618dc8b923559fcdaceadda242025",
  "tree": "d5b78724d0a7c72384ba24c338afa3bc05495932",
  "parents": [
    "1f670402ffd882bfb4d6b10acedf6f7e25018609"
  ],
  "author": {
    "name": "manarabdelaty",
    "email": "manarabdelatty@aucegypt.edu",
    "time": "Mon Feb 01 13:13:57 2021 -0500"
  },
  "committer": {
    "name": "manarabdelaty",
    "email": "manarabdelatty@aucegypt.edu",
    "time": "Mon Feb 01 13:13:57 2021 -0500"
  },
  "message": "Added SPM RTL\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "685ee5e732e738c73f7d1f8f236fca3e032b3f77",
      "old_mode": 33188,
      "old_path": "info.yaml",
      "new_id": "6b68a9dcaf206d2327e49065b1e3daa002b30abc",
      "new_mode": 33188,
      "new_path": "info.yaml"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6ebfb3aad70fa6f3ae313b901a404a303a991a7a",
      "new_mode": 33188,
      "new_path": "verilog/dft/user_project/1-spm_top.chained.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "45850f4278e3bdb27ea423073778c89a75f4423e",
      "new_mode": 33188,
      "new_path": "verilog/dft/user_project/1-user_proj_top.chained.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e255fb1c0b0a5388cd8472101ab50792a372b725",
      "new_mode": 33188,
      "new_path": "verilog/dft/user_project/2-spm_top.tap.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5c9c1289198a1a7f5feab796627955dd9271e3a7",
      "new_mode": 33188,
      "new_path": "verilog/dft/user_project/2-user_proj_top.tap.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "bcde884e5d79af1fbd069ee4da2be28649069757",
      "new_mode": 33188,
      "new_path": "verilog/dft/user_project/tap_top.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "dfdae32cd5b1bf3996de3232fb172ad01895eff1",
      "new_mode": 33188,
      "new_path": "verilog/dft/user_project/tap_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "6e42c7afe97980d4a6d4ff7219376177a9f3d2e0",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/defs.h",
      "new_id": "273f00ca7c52a8aa6feef27e024ccae54528a5fb",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/defs.h"
    },
    {
      "type": "modify",
      "old_id": "7e37e0268e65ce376163bb81f2a3d84f21198c3b",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/Makefile",
      "new_id": "dd0b951b6d00e0087a73a65f728f98b5a4452c9d",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/Makefile"
    },
    {
      "type": "delete",
      "old_id": "a159f0a63b5a2cdc2b7d3a6821327f087495c4bf",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/io_ports/io_ports.c",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "968a74b46df9c0bc629bd54d747e40c63581c2dd",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/la_test1/Makefile",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "9759ed739a2478391da2f78e3bdb632b48452c8d",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/la_test1/la_test1.c",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "210098fd2daa1249d31de4e5d84e9c7c78d154ce",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/la_test1/la_test1_tb.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "4980a080390009b9ad9b3e4014931b18acfa077e",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/la_test2/Makefile",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "0267d252e5a02ccc98bb9c19d3bc82f93ef2e70a",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/la_test2/la_test2.c",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "b9e5c806bbab20cfa1243a6d409900dc5dfd234a",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/la_test2/la_test2_tb.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "rename",
      "old_id": "d6c2bf6209d90ae5539239257cefd53106d5f0e5",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/io_ports/Makefile",
      "new_id": "b1687fee40e88a80dd0bb57d37be61c81a457976",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/spm/Makefile",
      "score": 93
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "dc91b71df5c0ad2cfb9dfe5b151aece7e98fa47a",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/spm/spm.c"
    },
    {
      "type": "rename",
      "old_id": "c680a0bf78c33afe468e7714050d2acd81821084",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/io_ports/io_ports_tb.v",
      "new_id": "05593fd1a7e93539fedc172f4c11aeafffc66bf1",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/spm/spm_tb.v",
      "score": 80
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c7d977bf98054a8bdd7cf3cb3a8b7d600a08cfca",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/multifsm.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7375f1d011c534fb264ab20c1242150b7b311d6c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/shift_right.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f5b5053cd2179b999c0c424d8c713ea3fd5780f1",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/spm.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5e5387377e6090ef9285c19065d48d2a0a59b9a9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/spm_top.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "cd71232e05f6c75c7860b07aa9adaa92c4836e9e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/user_proj_top.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0fb61a00a1666a9853e74946a5c5f2ac8ac9f67b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project/user_project_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "47d92f4d6bb0cdbdca2175f28fa88f12fd574096",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "0fb61a00a1666a9853e74946a5c5f2ac8ac9f67b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}