)]}'
{
  "commit": "4ce2d702fe56faa89ec92495d4a47c625621f7f4",
  "tree": "5a7fd18217477c9283f4e554ff1e78fee00adaec",
  "parents": [
    "4f6036f06d76d0926d6a4fcb75932f81ffbabb5b"
  ],
  "author": {
    "name": "Dan Rodrigues",
    "email": "danrr.gh.oss@gmail.com",
    "time": "Sat Nov 21 14:29:55 2020 +1100"
  },
  "committer": {
    "name": "Dan Rodrigues",
    "email": "dan.rodrigues@domain.com.au",
    "time": "Sun Nov 22 09:43:28 2020 +1100"
  },
  "message": "Testbench and Makefile fixes to get sims running\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "8b011ee4d7da7e344e603fda9ff70dc1aef4be53",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/io_ports/Makefile",
      "new_id": "fb9ac4fc04614789676463e1eda58d74d184c42c",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/io_ports/Makefile"
    },
    {
      "type": "modify",
      "old_id": "85d2d172b918b5a40fdc9315583c8daf7801603a",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/io_ports/io_ports_tb.v",
      "new_id": "63b7c9371a54a0c14139981620ea2ee089e935e8",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/io_ports/io_ports_tb.v"
    },
    {
      "type": "modify",
      "old_id": "8a277e423d31a44ddbbee1b44131dd89cd93a2c2",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/la_test1/Makefile",
      "new_id": "329c642c254373a5dc06f72a1d6011bb3452a8ee",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/la_test1/Makefile"
    },
    {
      "type": "modify",
      "old_id": "0b848c65ac39ec9cdac429784d003216a7229718",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/la_test2/Makefile",
      "new_id": "3f5e39fbfda745091670b113f15f2368c0a9d571",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/la_test2/Makefile"
    }
  ]
}