)]}'
{
  "commit": "ca7166c74e9bcbde54508e6b01abc5d97476a1cf",
  "tree": "16baa53de2379cc6c84afc28b5f3ff5d967b44f8",
  "parents": [
    "db4bc01ea795287c49a2637b1d6e804d69e87fb2"
  ],
  "author": {
    "name": "Zain Rizwan Khan",
    "email": "zainrizwankhan@gmail.com",
    "time": "Fri Dec 25 02:07:26 2020 +0500"
  },
  "committer": {
    "name": "Zain Rizwan Khan",
    "email": "zainrizwankhan@gmail.com",
    "time": "Fri Dec 25 02:07:26 2020 +0500"
  },
  "message": "Modified README for make-based DV setup\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "49cd280c36bdf19bd4dba039bdb20e874cb5b139",
      "old_mode": 33188,
      "old_path": "verilog/dv/README.md",
      "new_id": "db8c808ff9013d35bac192ebde364ad7ec173eec",
      "new_mode": 33188,
      "new_path": "verilog/dv/README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "93607d7d36338c84a88590bd467a7f5a6ed78320",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/ghazi_top_dffram_csv/README.md"
    },
    {
      "type": "modify",
      "old_id": "b22dac8391519ddbe512b86efa816ff812b87f31",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/ghazi_top_dffram_csv/hex/test_1.hex",
      "new_id": "e2023025f0b6040ed1095b105a07a90bbc8135a0",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/ghazi_top_dffram_csv/hex/test_1.hex"
    },
    {
      "type": "modify",
      "old_id": "ea18d61eb984d4092fac846b0584591cd0ca31a5",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/ghazi_top_dffram_csv/test_1/test_1_tb.v",
      "new_id": "939625be57620f3c545a058c104bc6c65a36a11c",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/ghazi_top_dffram_csv/test_1/test_1_tb.v"
    },
    {
      "type": "modify",
      "old_id": "1c8a8a28b8e758b39e0d27613e47b549ba3772f0",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ghazi/uart_rx_prog.v",
      "new_id": "6412970b29e90eb2f64262db8dda0660a8afa9ea",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ghazi/uart_rx_prog.v"
    }
  ]
}