)]}'
{
  "commit": "bb3cd69b4ddc706fd7c4f828fb85044152a6bbc5",
  "tree": "b81451f1f1495e75a21ad4ae4f38ed4f69268c21",
  "parents": [
    "8115320f43c8069cbf52bdc6deb34b44bf520a5b"
  ],
  "author": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Fri Oct 09 22:00:23 2020 -0400"
  },
  "committer": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Fri Oct 09 22:00:23 2020 -0400"
  },
  "message": "Added a behavioral model for the ring oscillator, and a testbench\nfor running the PLL (in behavioral mode), specifically for switching\nto and from PLL bypass mode from the processor itself.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "2ab80560335d584d86b33000d308269a8a5d73c8",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/Makefile",
      "new_id": "f96fe741cc7fe7523aea0cffc46b97eef3569988",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e5215e693d98cc99178728b4dfe596510c684866",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/pll/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "042e41d7258d88c5cfc12e14a99565d4d4564330",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/pll/pll.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ef684c5774c2aa2d3da1acb3e1eb96b57431caa9",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/pll/pll_tb.v"
    },
    {
      "type": "modify",
      "old_id": "9754180cb8292d24fddb8a12cf1f672edd536583",
      "old_mode": 33188,
      "old_path": "verilog/rtl/digital_pll.v",
      "new_id": "d4fe6ff3866982699f0cba5969e7efa4401abde7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/digital_pll.v"
    },
    {
      "type": "modify",
      "old_id": "ddc553d1d967bd6f79fa3be9348f0daa1506078f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/digital_pll_controller.v",
      "new_id": "d4f7a4c85b86a805713f9fd3cc0a5eda2914b768",
      "new_mode": 33188,
      "new_path": "verilog/rtl/digital_pll_controller.v"
    },
    {
      "type": "modify",
      "old_id": "c0531bd5a2c79747c332a92e6d55648d193299d7",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ring_osc2x13.v",
      "new_id": "9bf6252bbfd8bf725d22d46f7bba23fdf5789b8e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ring_osc2x13.v"
    }
  ]
}