)]}'
{
  "commit": "2c2b6113f40e1b0fa5d0baea1197dca697dd8fc4",
  "tree": "3ba8ad69145e3c1f6279684e77c0ba7433673ee9",
  "parents": [
    "04a09804e9ac4b7edc8b04225c3f7fc081541c60"
  ],
  "author": {
    "name": "Zain Rizwan Khan",
    "email": "zainrizwankhan@gmail.com",
    "time": "Mon Dec 07 22:43:43 2020 +0000"
  },
  "committer": {
    "name": "Zain Rizwan Khan",
    "email": "zainrizwankhan@gmail.com",
    "time": "Mon Dec 07 22:43:43 2020 +0000"
  },
  "message": "Added RTL files for Ghazi SoC.\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "557f3352e6f97871b6af53b6baa88e82ffcf447e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ghazi/ghazi_top.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "34be432eba36451fe937ab9e4a7ee93dc9dc413d",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ghazi/ghazi_top_dffram_csv.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "41d95d4780dd1ae99ae206c41e15ad08b5adb0bd",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ghazi/iccm_controller.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b7ee5d17ef59ccc6633a8877192b55b99c6d5e6f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ghazi/uart_rx_prog.v"
    }
  ]
}