)]}'
{
  "id": "18268f57f0c866edca397d6c37e20d15a77c4915",
  "entries": [
    {
      "mode": 16384,
      "type": "tree",
      "id": "c4e3ee9bcca0dc57360a162e3fe16c07a728757b",
      "name": "OpenFPGA_Verilog"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "bd5c0da91b6416c72b973d5b9ee9fb830008970b",
      "name": "dv"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "db96dfb1b55a8b2979fa4115983a87da4c1d4799",
      "name": "gl"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "66b27de420b5e0ff2af01c8f2e68100648c2f735",
      "name": "rtl"
    },
    {
      "mode": 16384,
      "type": "tree",
      "id": "619e64174a52ac810d9c9571e5af1ba16149529b",
      "name": "stubs"
    }
  ]
}