)]}' { "commit": "18c630bdf5919b2b2908f81ffda9f63cd03d550e", "tree": "1bf95764615ce02069cf6b4f3a87996d1f40f344", "parents": [ "4e8365a1d2977190af024782449d95412195f70f" ], "author": { "name": "Ganesh Gore", "email": "goreganesh007@gmail.com", "time": "Wed Dec 16 16:55:54 2020 -0700" }, "committer": { "name": "Ganesh Gore", "email": "goreganesh007@gmail.com", "time": "Wed Dec 16 16:55:54 2020 -0700" }, "message": "[LoaclRun02] df61359\n", "tree_diff": [ { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "665afd3e2f407acd8aaa492140d458e42cf009b8", "new_mode": 33188, "new_path": "OpenFPGA_task/arch/fabric_key.xml" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "24e1a323a2640c8db2f10808bb0f58a2025d1d94", "new_mode": 33188, "new_path": "OpenFPGA_task/arch/openfpga_arch.xml" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "537719b83927713d630c32a7136c2dd9f0bd8ca0", "new_mode": 33188, "new_path": "OpenFPGA_task/arch/vpr_arch.xml" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "7f44b870e101cd1b9bcc2520bd2a5d0cf0edd1d5", "new_mode": 33188, "new_path": "OpenFPGA_task/config/task.conf" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "7f44b870e101cd1b9bcc2520bd2a5d0cf0edd1d5", "new_mode": 33188, "new_path": "OpenFPGA_task/config/task_generation.conf" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0f65ecaced7e24af7f36c7ce06c076beddc3aa31", "new_mode": 33188, "new_path": "OpenFPGA_task/config/task_simulation.conf" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "dc3d2f3a82e0e641cdb5a2235a3465961cfba9b0", "new_mode": 33188, "new_path": "OpenFPGA_task/design_variables.yml" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4131cae350c37e0ec817e994af29c10ccf2a0380", "new_mode": 33188, "new_path": "OpenFPGA_task/generate_fabric.openfpga" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "124dbcda84bfabd85033a88558b42de446c75558", "new_mode": 33188, "new_path": "OpenFPGA_task/generate_testbench.openfpga" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "0f77bc6b316db815f4c5dc2faac4a4ef28e66a0e", "new_mode": 33188, "new_path": "OpenFPGA_task/micro_benchmark/and.act" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "67d978741afea2e13f9d63f90d91f19d09ff2388", "new_mode": 33188, "new_path": "OpenFPGA_task/micro_benchmark/and.blif" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "876f1c6fe5df198fdaa959fd9612ad698808fde1", "new_mode": 33188, "new_path": "OpenFPGA_task/micro_benchmark/and.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8ffe5bbe3e7bec1aca0b2f840399a5bebb143cb6", "new_mode": 33188, "new_path": "OpenFPGA_task/process_top_def.sh" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "46ac151159cb0b44a60c40a05b242df3eec6db5b", "new_mode": 33188, "new_path": "OpenFPGA_task/sc_verilog/digital_io_hd.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a86c94de0ae3937e1ae0e0c7dd984bbfda47a0c0", "new_mode": 33188, "new_path": "OpenFPGA_task/sc_verilog/fpga_top.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ed261f0188fb3daa4ad3242005a3aa391eda757e", "new_mode": 33188, "new_path": "OpenFPGA_task/user_project_wrapper_empty.def" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b17859e4464ad3da516615c8688454f8b97ee90d", "new_mode": 33188, "new_path": "OpenFPGA_task/user_project_wrapper_template.def" }, { "type": "modify", "old_id": "0dfaff8ab153e274ade539acdeeb835686df39fa", "old_mode": 33188, "old_path": "checks/caravel.magic.drc", "new_id": "6dd99df9105a0df44a94af869188c9a9a5c73ddf", "new_mode": 33188, "new_path": "checks/caravel.magic.drc" }, { "type": "modify", "old_id": "eb001bcfaf473ce13c459630c52bee2f1e52f577", "old_mode": 33188, "old_path": "checks/caravel.magic.drc.mag", "new_id": "11971e2e75ea50efb97f11d1a54a9501de3dc946", "new_mode": 33188, "new_path": "checks/caravel.magic.drc.mag" }, { "type": "modify", "old_id": "a0fe935d87eb015d6bdd645607bfefe3e3c3179c", "old_mode": 33188, "old_path": "checks/caravel.magic.rdb", "new_id": "34ec2a3094d86f01fea9540859576112de02eea1", "new_mode": 33188, "new_path": "checks/caravel.magic.rdb" }, { "type": "modify", "old_id": "0726c21c1663a15a5e89c481f411759145c9ef19", "old_mode": 33188, "old_path": "checks/full_log.log", "new_id": "3a2b72464ce7edbbe4150c3ce3bd73555bd5892a", "new_mode": 33188, "new_path": "checks/full_log.log" }, { "type": "modify", "old_id": "c5cce8e9f0dcd731da90d65b51aaaf4667226a95", "old_mode": 33188, "old_path": "checks/magic_drc.log", "new_id": "4f33c3593d2b5311ef3793afd3713711a2a68527", "new_mode": 33188, "new_path": "checks/magic_drc.log" }, { "type": "modify", "old_id": "a2297095c2c82f9cbea4434b1bf3bf1ed3628a1b", "old_mode": 33188, "old_path": "checks/magic_merge_user_project_wrapper.log", "new_id": "1bddbc116ef838f0035b97d3632690631073e866", "new_mode": 33188, "new_path": "checks/magic_merge_user_project_wrapper.log" }, { "type": "modify", "old_id": "77b7a6f3aa50e1153035442b1879c229b05ec875", "old_mode": 33188, "old_path": "checks/manifest_check.maglef.log", "new_id": "e85eb4c89454b47a5749470c1f276705357004ea", "new_mode": 33188, "new_path": "checks/manifest_check.maglef.log" }, { "type": "modify", "old_id": "363faefcc5647f9d45ce8bc916f6152348806336", "old_mode": 33188, "old_path": "checks/manifest_check.rtl.log", "new_id": "d23a4dd1cc4b71f76ea73b591cee1019bec95194", "new_mode": 33188, "new_path": "checks/manifest_check.rtl.log" }, { "type": "modify", "old_id": "0526f3d76ce841146001f58c41cbf3c2a34679b2", "old_mode": 33188, "old_path": "checks/spdx_compliance_report.log", "new_id": "766e091280e161aa5bbc9fd35de3c8d1dcef95da", "new_mode": 33188, "new_path": "checks/spdx_compliance_report.log" }, { "type": "modify", "old_id": "6c2d3136d1d721b5d91344aeea5ca03c96439914", "old_mode": 33188, "old_path": "gds/caravel.gds.gz", "new_id": "6998e3055af60854a413f4c831d74aeaaad45425", "new_mode": 33188, "new_path": "gds/caravel.gds.gz" }, { "type": "modify", "old_id": "b06192eea90b3b7e509f1320588fa3d6d5d12e44", "old_mode": 33188, "old_path": "gds/user_project_wrapper.gds.gz", "new_id": "1b659d1010f858f47c4e403f8a2049fe4fba10e7", "new_mode": 33188, "new_path": "gds/user_project_wrapper.gds.gz" }, { "type": "modify", "old_id": "0573be5c52be2e70482098b93919e0bcfb19c91b", "old_mode": 33188, "old_path": "mag/.magicrc", "new_id": "c7573e8fbb8e75225875170878db3d8a93c27e40", "new_mode": 33188, "new_path": "mag/.magicrc" }, { "type": "modify", "old_id": "7617c75ae6952863a9381a0e3765a2e2c12261d0", "old_mode": 33188, "old_path": "mag/user_project_wrapper.mag", "new_id": "c4006197768ebcaae68d2b36b3bd223bdd3c7268", "new_mode": 33188, "new_path": "mag/user_project_wrapper.mag" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fcf5214ebdbcffc1fe9642e715226627bd3b8764", "new_mode": 33188, "new_path": "source_commit_hash.txt" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "34dbce96a10e4855d4634d7a4c0f4638531df113", "new_mode": 33188, "new_path": "user_project_wrapper.mag" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "aeb75afce88a42ab647400353640325c7a6d499c", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/InstancesMap.txt" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8cbaaf5bcd40a1a33a14e7a9499dcecebbff1571", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/define_simulation.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "38b95c9674cc385b34b3ba0cf5d86f96e047c26f", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/fabric_netlists.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "40d6864a06b1739ee5b3053d3b0d8ac255ed42b5", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/fpga_core.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "48f3ef25fd6bef6f219d929fb548079ec917e501", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/fpga_defines.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "57784a49efa6cc2c491cfc3cf3e5266b2c01ba41", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/fpga_top.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8112ae62e8a2ad1664d2cb46056aa7f9a8f2eda5", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/grid_clb.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "64a18803eae59c02f99358ddfa88f8180db6dd97", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_clb_mode_clb_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "83404cb183e580a81455778f2f8c6d97cfb528ff", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_clb_mode_default__fle.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "d1dad2a9b292ae20b3afb61ca172cb0a6707dd29", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "69e93bf0761781a7dbc53f0ee25324740a0165f1", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "fc0f064bbf8fb379ca339b5870df2ff766ccd75d", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ba910ab5af5da5fd75c03665e60597e28f0c59fa", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3351ed6bec40385c3a195d0af1147328f4d90ef1", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_io_mode_io_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "9c408bcca8d5688dae3332e34e8c3a9710200f80", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/lb/logical_tile_io_mode_physical__iopad.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "59b444d38c92a6a2565828f8695a2843c6fd720d", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/cbx_1__0_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a55003b1eafc044cf422dec4dbbd597d18cff669", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/cbx_1__1_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5ae7b51f9ed4a31f1a7536c5dcf11557dcd472e9", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/cbx_1__2_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "6b1bb17913ca92032f69d3060b10fbd61a8f729a", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/cby_0__1_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "edcc74887a9b2dbb78863fa9cf7c2122c03873e8", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/cby_1__1_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f876ee1a5c11bd74b9b3fb78f3df3f6b7c3d2e2f", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/cby_2__1_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1691fb56d3d80d53af2110b1e591a84f981fc5b6", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/sb_0__0_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "2fb658e799b0404bc13da36279d5834a345bd8ea", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/sb_0__1_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "5d4a7a97cc8859a6911309f033baa1adb2a5ca56", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/sb_0__2_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4b3709564ac0e2c445b2b6255015cf00be530e78", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/sb_1__0_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "59913ce8c9a4dd58edce60639cd73c4e0f034b55", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/sb_1__1_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c5ad46cf22f4ad33c551fe4be7cd6d32e940f1f1", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/sb_1__2_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "dac070dd060f20d89db9aceacacd4e233997fc4a", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/sb_2__0_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a40e65c4683bc6d064473df4d0523685267a2f4e", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/sb_2__1_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b39d243a08f5fbf66c95e6ca3eb0c9af3c56d371", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/routing/sb_2__2_.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f2341147059165f9838c8d2d4755884cc325fff8", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/arch_encoder.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "46ac151159cb0b44a60c40a05b242df3eec6db5b", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/digital_io_hd.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a86c94de0ae3937e1ae0e0c7dd984bbfda47a0c0", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/fpga_top.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "faa32c62579e6f56212b62dcbbffee78449868ed", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/inv_buf_passgate.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f2341147059165f9838c8d2d4755884cc325fff8", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/local_encoder.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ff797ff4ebf3a37e3329c4a5048bd1748123fa66", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/luts.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "bd9b08fffa6a65ea0f8954f989ac6d8e76a5b393", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/memories.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "7ddd317ea92bbd52d4f58a0311ef9c0524d7d98d", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/muxes.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "8bbc5d8fdc2f312fda712a69b10bf4e8abd06b55", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/sub_module/wires.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "50c918dafa30b050c354c37c6bab2aceaf90f9d8", "new_mode": 33188, "new_path": "verilog/OpenFPGA_Verilog/top_include_netlists.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "bd9b5ecbad2a9ed6131c68fe2949fa1c10b254f6", "new_mode": 33188, "new_path": "verilog/gl/caravel_sofa_hd_top.v/fpga_top_icv_in_design.pt.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "da8eb7719f3f7ab232731112199ebb4c10ffe76a", "new_mode": 33188, "new_path": "verilog/gl/caravel_sofa_hd_top.v/fpga_top_icv_in_design.top_only.pt.v" } ] }