)]}' { "commit": "04ba17f7ad1e0fd5ea56b89a6bb64d61d6fe1923", "tree": "141f8da9f8b6ec4a73e8efd2416de0967b7fa5aa", "parents": [ "49e2c187475c37294d48459aac6cb1e3d96d676a" ], "author": { "name": "Tim Edwards", "email": "tim@opencircuitdesign.com", "time": "Fri Oct 02 22:27:50 2020 -0400" }, "committer": { "name": "Tim Edwards", "email": "tim@opencircuitdesign.com", "time": "Fri Oct 02 22:27:50 2020 -0400" }, "message": "Vast and substantial changes: Removed the old GPIO control with the new one\nthat implements a shift register around the perimeter of the chip, to control\nmost aspects of each GPIO pad locally to avoid excessive wiring. Added modules\nfor the metal-programmed user ID, two counter-timers, and a general-purpose SPI\nmaster. The SPI master can be internally directly connected to the SPI slave,\nso the processor can access the housekeeping SPI in the same way as an external\nhost. Most signals other than 1 GPIO pin and the SPI flash controller pins were\nremapped to pads in the user area, where they are active on startup and until\nthey are programmed for user use from the management processor. There are\nseveral known syntax issues that need to be fixed; this is a work in progress.\n", "tree_diff": [ { "type": "modify", "old_id": "41856ac70bf3f257672dd7f5674fe5b28145163c", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio_tb.v", "new_id": "f8cd3ca9c3d77f1ad1bd672a0a69e441103e2dec", "new_mode": 33188, "new_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio_tb.v" }, { "type": "delete", "old_id": "9a0520bc22a55e8ac116e4d19fd4cff5d64642a9", "old_mode": 33188, "old_path": "verilog/dv/caravel/mgmt_soc/gpio/make.log", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "modify", "old_id": "16d7d7da24067a4661b19b12b3485dd569c36734", "old_mode": 33188, "old_path": "verilog/rtl/caravel.v", "new_id": "beced01ea0eed3dbd3ff99de3cd7313b85e340f2", "new_mode": 33188, "new_path": "verilog/rtl/caravel.v" }, { "type": "rename", "old_id": "ff42831b0e71bdf0ef485a2f96ef7665dc936562", "old_mode": 33188, "old_path": "verilog/rtl/striVe_clkrst.v", "new_id": "af40b8f6fd160b8c9d310408190e0e93e12acaf0", "new_mode": 33188, "new_path": "verilog/rtl/caravel_clkrst.v", "score": 60 }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "3abd22796b37603676a9bd1f6cf1eb6a021eee12", "new_mode": 33188, "new_path": "verilog/rtl/caravel_spi.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "e8a6494a0e1b99e81dc16e336b21e71548921ca1", "new_mode": 33188, "new_path": "verilog/rtl/caravel_spi_slave.v" }, { "type": "modify", "old_id": "f3bba5e799fb42841b890b31ddc7ccfc57b6c8f8", "old_mode": 33188, "old_path": "verilog/rtl/chip_io.v", "new_id": "bd359b91c4cf6b35e30ce26311737e7a57614da2", "new_mode": 33188, "new_path": "verilog/rtl/chip_io.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "cac5141f8a02464e5dfb7da499124a0c20080023", "new_mode": 33188, "new_path": "verilog/rtl/convert_gpio_sigs.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "ccd1431a6a8eede79cca8a193f0b9101d495063d", "new_mode": 33261, "new_path": "verilog/rtl/counter_timer.v" }, { "type": "modify", "old_id": "0f22108ff069433b9c3753c36d6a3f673a3597dc", "old_mode": 33188, "old_path": "verilog/rtl/digital_pll.v", "new_id": "9754180cb8292d24fddb8a12cf1f672edd536583", "new_mode": 33188, "new_path": "verilog/rtl/digital_pll.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "157584106725552d3154e13028fe21a04a190633", "new_mode": 33188, "new_path": "verilog/rtl/gpio_control_block.v" }, { "type": "modify", "old_id": "9c550473ccb34f4dd5a61ee3ac3a5f81ccd751f2", "old_mode": 33188, "old_path": "verilog/rtl/gpio_wb.v", "new_id": "e4e92e97687b2be8e4482ec3fd3f8dca3aeed9ef", "new_mode": 33188, "new_path": "verilog/rtl/gpio_wb.v" }, { "type": "modify", "old_id": "ed0c79d6d829199daf3e22924b93dad6de74887f", "old_mode": 33188, "old_path": "verilog/rtl/mgmt_core.v", "new_id": "26e7e55585387e2e1ccd0b7c4853b084b82e9f46", "new_mode": 33188, "new_path": "verilog/rtl/mgmt_core.v" }, { "type": "modify", "old_id": "ab1ff53a7f6e30c7f5f2e861fe879133f75743e3", "old_mode": 33188, "old_path": "verilog/rtl/mgmt_soc.v", "new_id": "4a3b5857b833ef4147fd2442a226e6709e5ff0f7", "new_mode": 33188, "new_path": "verilog/rtl/mgmt_soc.v" }, { "type": "modify", "old_id": "9236bebb5e933ba6f0d99211d5de7442a24e9edc", "old_mode": 33188, "old_path": "verilog/rtl/mprj_ctrl.v", "new_id": "66250cbeff4c2f302c111e40c8e47c4ab36cbbce", "new_mode": 33188, "new_path": "verilog/rtl/mprj_ctrl.v" }, { "type": "modify", "old_id": "e168b67330376e1f01efa116dcee119d150db4cf", "old_mode": 33188, "old_path": "verilog/rtl/mprj_io.v", "new_id": "02386494969830d1021e7e5d210a03ef92886d7e", "new_mode": 33188, "new_path": "verilog/rtl/mprj_io.v" }, { "type": "modify", "old_id": "16a288e1c8d67208db8d5843e677a57dccb38342", "old_mode": 33188, "old_path": "verilog/rtl/pads.v", "new_id": "ad2ac30fa693ffc828cd4deb8528eae6cd4de4a4", "new_mode": 33188, "new_path": "verilog/rtl/pads.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "de6ac2af5ca77e902275f008f3c43fb1de6def22", "new_mode": 33261, "new_path": "verilog/rtl/simple_spi_master.v" }, { "type": "delete", "old_id": "16a192348830f9154023adc65c9ff11b69d3fd74", "old_mode": 33188, "old_path": "verilog/rtl/spi_slave.v", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "delete", "old_id": "7a34a7fbb1890fd0c73a6bd9f9dcc6419fc28690", "old_mode": 33188, "old_path": "verilog/rtl/spi_sysctrl.v", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "modify", "old_id": "053aa6147a91a8f48378cbbaf85f88f3791859f1", "old_mode": 33188, "old_path": "verilog/rtl/spimemio.v", "new_id": "456c2d0400be471ea4c0318140708a23f58ff923", "new_mode": 33188, "new_path": "verilog/rtl/spimemio.v" }, { "type": "delete", "old_id": "54643c3772b870e114cc2a9ef9f4cabe71a6437a", "old_mode": 33188, "old_path": "verilog/rtl/striVe_spi.v", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "modify", "old_id": "9d66e661b7a0513905143e781c34a76bb2cf401e", "old_mode": 33188, "old_path": "verilog/rtl/sysctrl.v", "new_id": "62ed4fc08110935c7a4d8e31ed3d24b78df1b6ff", "new_mode": 33188, "new_path": "verilog/rtl/sysctrl.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4e80555941139eb69d5bb306fc1782ed3d312dab", "new_mode": 33188, "new_path": "verilog/rtl/user_id_programming.v" }, { "type": "modify", "old_id": "3a2c58f68faaac88f6967957de2bfc6add7ac354", "old_mode": 33188, "old_path": "verilog/rtl/wb_intercon.v", "new_id": "1397cd45fc59c7cf87cf6c975a2d96fb14055565", "new_mode": 33188, "new_path": "verilog/rtl/wb_intercon.v" } ] }