)]}'
{
  "commit": "7be29a266da74341620f61e18fad447dae7b0547",
  "tree": "b3522b9c13a0ce0c747f0ae3b8538568ede7a06c",
  "parents": [
    "14d35ac952caec3f6ff1a06b25a22cbef70d526d"
  ],
  "author": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Sun Oct 25 21:50:19 2020 -0400"
  },
  "committer": {
    "name": "Ahmed Ghazy",
    "email": "ax3ghazy@aucegypt.edu",
    "time": "Wed Oct 28 22:58:29 2020 +0200"
  },
  "message": "Made a number of modifications to the counter-timer to correctly pipeline\nthe 64-bit counter, including synchronizing the enables.  There are still\ntwo issues, one of which causes the testbench to fail, which have not been\nsolved.\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "14948295648e41213e0f3caa0bd073b951d27e06",
      "new_mode": 33188,
      "new_path": "mag/caravel.png"
    },
    {
      "type": "modify",
      "old_id": "6a37a5a947e3817bd7b31818c5d25fb0c5648d85",
      "old_mode": 33188,
      "old_path": "mag/padframe.mag",
      "new_id": "e9d3ae46a038e92aa859997c1259285d33a56bb5",
      "new_mode": 33188,
      "new_path": "mag/padframe.mag"
    },
    {
      "type": "modify",
      "old_id": "4b49f4fcfa28b83889274cb1bc36e3a3284c06a3",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/timer/timer.c",
      "new_id": "c3a8dc45527b9a2e3e754e06c15f82f56f610460",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/timer/timer.c"
    },
    {
      "type": "modify",
      "old_id": "2994082aaf1e8a9999458e6c415fea42414d6ca4",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/timer2/timer2.c",
      "new_id": "a8c65e051068d4670d0691c0d882ae8c68556613",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/timer2/timer2.c"
    },
    {
      "type": "modify",
      "old_id": "39e06cc8b6762e1890e9f25b25247e1b23d3f0a1",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/timer2/timer2_tb.v",
      "new_id": "30b54f1262c41e6c4013ace313fe8094be785be6",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/timer2/timer2_tb.v"
    },
    {
      "type": "delete",
      "old_id": "f5691824feb4594314d736413f7b695d95c077bf",
      "old_mode": 33261,
      "old_path": "verilog/rtl/counter_timer.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "76db8b99ad191817122d0755fd2e07f0f0297419",
      "new_mode": 33261,
      "new_path": "verilog/rtl/counter_timer_high.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "66989d2af63b04ca5c4f7e05b1022be9bb2aebe6",
      "new_mode": 33261,
      "new_path": "verilog/rtl/counter_timer_low.v"
    },
    {
      "type": "modify",
      "old_id": "3a8825e9a62eacb781a6804c3dddb14a3b0fbb0c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mgmt_soc.v",
      "new_id": "67a2c177d5925033d0532f9940c494f2ec51b782",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mgmt_soc.v"
    }
  ]
}