)]}'
{
  "commit": "7a266fa618ba8d056d66c187dc79b8f21ea09c37",
  "tree": "53ec6e07803d87fe5599b83ada3044fe429d28dd",
  "parents": [
    "9c9ab55eac4ef4b2af8cdbf42daab9b22072fe0f"
  ],
  "author": {
    "name": "Jecel Assumpcao Jr",
    "email": "jecel@merlintec.com",
    "time": "Sun Dec 06 23:48:06 2020 -0300"
  },
  "committer": {
    "name": "Jecel Assumpcao Jr",
    "email": "jecel@merlintec.com",
    "time": "Sun Dec 06 23:48:06 2020 -0300"
  },
  "message": "pretty print the block and add delay in ycell to stop inifinite oscillation in simulation\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "8b58a5ceca10d9b6eae26560f0cabc6ed1483233",
      "old_mode": 33261,
      "old_path": "ol_templates/config_block.tcl",
      "new_id": "081de929fecd645138e9fa34f4c77c2e1af46afe",
      "new_mode": 33261,
      "new_path": "ol_templates/config_block.tcl"
    },
    {
      "type": "modify",
      "old_id": "8b58a5ceca10d9b6eae26560f0cabc6ed1483233",
      "old_mode": 33261,
      "old_path": "openlane/user_proj_example/config.tcl",
      "new_id": "081de929fecd645138e9fa34f4c77c2e1af46afe",
      "new_mode": 33261,
      "new_path": "openlane/user_proj_example/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "a0edf07087534eec7ea17b2c6600d38bb3f846d1",
      "old_mode": 33188,
      "old_path": "verilog/morphle/yblock.v",
      "new_id": "7b7c465a38c044782754f025ca3938a487d58ac5",
      "new_mode": 33188,
      "new_path": "verilog/morphle/yblock.v"
    },
    {
      "type": "modify",
      "old_id": "dccbfccaaa6efe179a1acbad3afcbca35b80ea32",
      "old_mode": 33188,
      "old_path": "verilog/morphle/ycell.v",
      "new_id": "e10f09992b2c263d8c67fdf403fd8eca623fbfe0",
      "new_mode": 33188,
      "new_path": "verilog/morphle/ycell.v"
    },
    {
      "type": "modify",
      "old_id": "b83e4861716d0cc0464ea8365057ce6c1640a066",
      "old_mode": 33188,
      "old_path": "verilog/mtests/test005.tv",
      "new_id": "195030f96cee11538666d9ca78e62229de00be9d",
      "new_mode": 33188,
      "new_path": "verilog/mtests/test005.tv"
    },
    {
      "type": "modify",
      "old_id": "90e010bc893c54cd40f47fe272a21b50084be758",
      "old_mode": 33188,
      "old_path": "verilog/mtests/test005upblock.v",
      "new_id": "93f4619b4159c0bfdd3fc75a64039cb298da5c1b",
      "new_mode": 33188,
      "new_path": "verilog/mtests/test005upblock.v"
    }
  ]
}