)]}'
{
  "commit": "49123f465369ac9abd69985ad5a3ccc2a9ecb438",
  "tree": "324c024793b95c638b76b76bba671170cac4b6e3",
  "parents": [
    "45eb70a457aa32003ce09d191e21623b0b16e10f"
  ],
  "author": {
    "name": "Jecel Assumpcao Jr",
    "email": "jecel@merlintec.com",
    "time": "Fri Dec 11 01:21:41 2020 -0300"
  },
  "committer": {
    "name": "Jecel Assumpcao Jr",
    "email": "jecel@merlintec.com",
    "time": "Fri Dec 11 01:21:41 2020 -0300"
  },
  "message": "small cleanup and generate vcd file for test005\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "2b5cb0125e6ed4e396136ac6eb848fa116003801",
      "old_mode": 33188,
      "old_path": "ol_templates/Makefile",
      "new_id": "a6af696da63188f41e9c56477efd99c629091659",
      "new_mode": 33188,
      "new_path": "ol_templates/Makefile"
    },
    {
      "type": "rename",
      "old_id": "93ff8f33e4770094f471e80401e772e4934237e5",
      "old_mode": 33188,
      "old_path": "ol_templates/config_block2.tcl",
      "new_id": "71e84d15ce3af7bb381b8a03b87a0476bfea0269",
      "new_mode": 33188,
      "new_path": "ol_templates/config_block_cells.tcl",
      "score": 99
    },
    {
      "type": "rename",
      "old_id": "081de929fecd645138e9fa34f4c77c2e1af46afe",
      "old_mode": 33261,
      "old_path": "ol_templates/config_block.tcl",
      "new_id": "081de929fecd645138e9fa34f4c77c2e1af46afe",
      "new_mode": 33261,
      "new_path": "ol_templates/config_block_flat.tcl",
      "score": 100
    },
    {
      "type": "rename",
      "old_id": "9c6a94a9037215babeb4f25632c23ce54cc53e33",
      "old_mode": 33188,
      "old_path": "ol_templates/pdn.tcl",
      "new_id": "9c6a94a9037215babeb4f25632c23ce54cc53e33",
      "new_mode": 33188,
      "new_path": "ol_templates/pdn_cells.tcl",
      "score": 100
    },
    {
      "type": "modify",
      "old_id": "d81f5d23d4cd1f181f1fee4687b6932478fd149f",
      "old_mode": 33188,
      "old_path": "verilog/morphle/ycell.v",
      "new_id": "420482b9127cdae0f9934b6a12ba6d6855e35a95",
      "new_mode": 33188,
      "new_path": "verilog/morphle/ycell.v"
    },
    {
      "type": "modify",
      "old_id": "c689dba49daa2d63de4cacee21482ee5a9119d6a",
      "old_mode": 33188,
      "old_path": "verilog/mtests/test001ycfsm.v",
      "new_id": "454550f89fc40f38f514114f5b5af15ba3c15c8c",
      "new_mode": 33188,
      "new_path": "verilog/mtests/test001ycfsm.v"
    },
    {
      "type": "modify",
      "old_id": "f627a56b4194534375ba3705219081026503bf02",
      "old_mode": 33188,
      "old_path": "verilog/mtests/test005upblock.v",
      "new_id": "0bcc561977c032fcc010344d7ce1b4f4162875e5",
      "new_mode": 33188,
      "new_path": "verilog/mtests/test005upblock.v"
    }
  ]
}